• Recent
  • Compose
  • Select the "Compose" tab to start a new discussion

Picking the best synthesis result before implementation

Started by James07 in comp.arch.fpga18 hours ago 9 replies

Out of curiosity, I wrote a script to explore with different options in the Vivado software (2014.4), especially on the synthesis options under...

Out of curiosity, I wrote a script to explore with different options in the Vivado software (2014.4), especially on the synthesis options under SYNTH_DESIGN, like FSM_extraction, MAX_BRAM etc. The script stops after synthesis, just enough to get the timing estimate. I explore everything except the directive because it seems like you use the directive, you cannot manually set the opt


Image Compression in an FPGA

Started by rickman in comp.arch.fpga1 day ago 8 replies

Someone is looking to generate compressed images in an FPGA to display graph data on a browser. Looking around the GIF, TIFF or PNG formats...

Someone is looking to generate compressed images in an FPGA to display graph data on a browser. Looking around the GIF, TIFF or PNG formats seem rather straightforward to implement. Anyone know of an implementation of one of these in an HDL? It doesn't need to implement the entire standard, just enough to generate one image style. -- Rick


fifo or sdram bug?

Started by kaz in comp.arch.fpga4 days ago 16 replies

In our system a signal is passed through a couple of fifos inside FPGA and then onto external sdram to be read by application software. All looks...

In our system a signal is passed through a couple of fifos inside FPGA and then onto external sdram to be read by application software. All looks ok except that some units in the field show occasional errors in that signal read from sdram. The error is as follows: odd samples are offset by 8 samples from the even. So if we remove this offset then signal looks ok. I can't reproduce the error in ...


Finally! A Completely Open Complete FPGA Toolchain

Started by rickman in comp.arch.fpga5 days ago 11 replies

I am very impressed. I was reading about Antti's incredibly tiny FPGA project board and saw a mention of a FOSS FPGA toolchain. Not just the...

I am very impressed. I was reading about Antti's incredibly tiny FPGA project board and saw a mention of a FOSS FPGA toolchain. Not just the compiler, but the entire bitstream generation! http://hackaday.com/2015/07/03/hackaday-prize-entry-they-make-fpgas-that-small/ Several people have built on each other's work to provide "a fully open source Verilog to bitstream development tool c...


FPGA board to interface with ADC (>10 GHz) and generate 5Gbps PRBS

Started by vmenon in comp.arch.fpga6 days ago

Hello all, I am designing a circuit that requires a 10 GHz ADC and a FPGA to generate a 5 Gbps PRBS. I am not able to find a high speed ADC and...

Hello all, I am designing a circuit that requires a 10 GHz ADC and a FPGA to generate a 5 Gbps PRBS. I am not able to find a high speed ADC and a supporting FPGA evaluation board. Does anyone know/ can recommend a board? Thanks in advance, V


Free Lattice FPGA

Started by Michael Kellett in comp.arch.fpga1 week ago

I'm turning out a cupboard and have found 10 off Lattice LFECP10E-4FN256C - still sealed in dry packs. Location SW Scotland - seems a shame to...

I'm turning out a cupboard and have found 10 off Lattice LFECP10E-4FN256C - still sealed in dry packs. Location SW Scotland - seems a shame to bin them - I'll try to give them away at the Wuthering Bytes jolly in Hebden Bridge at the end of Septemebr unless someone here would like them first. Contact me direct if you are interested. mk AT mkesc DOT co DOT uk Michael Kellett


Aligning symbols with IDELAY / ISERDES in Xilinx 7-series devices.

Started by Mike Field in comp.arch.fpga3 weeks ago 1 reply

Hi, I'm working in Artix-7 and I've got a workable way to adjust the bitslip and IDELAY tap settings to lock onto an incoming TMDS encoded...

Hi, I'm working in Artix-7 and I've got a workable way to adjust the bitslip and IDELAY tap settings to lock onto an incoming TMDS encoded stream, but is there a better way? Currently I count the symbol error rate on the link, and if the rate of bad symbols is greater than 1:2^20 I then move on to a higher delay tap setting. If the delay's tap setting wraps I also assert bi


Special issue of Xcell Journal

Started by Anonymous in comp.arch.fpga3 weeks ago

Hey folks, my team just posted a new issue of Xcell Journal. Here is the link to the pdf:...

Hey folks, my team just posted a new issue of Xcell Journal. Here is the link to the pdf: http://www.xilinx.com/publications/archives/xcell/Xcell92.pdf Here is the link to the digital magazine version: http://issuu.com/xcelljournal/docs/xcell_journal_issue_92 Cheers, Mike Santarini


Calculate dynamic power at fmax in Quartus

Started by abd_elhamid_ in comp.arch.fpga3 weeks ago 2 replies

Dear All, Why dynamic power after compilation complete equal to zero, any idea how can I calculate dynamic power at max freq in...

Dear All, Why dynamic power after compilation complete equal to zero, any idea how can I calculate dynamic power at max freq in Quartus? Regards --------------------------------------- Posted through http://www.FPGARelated.com


Distributed ram timing qurry

Started by kaz in comp.arch.fpga3 weeks ago 5 replies

I have several fifos that are small and implemented as distributed ram.There are some timing violations reported on paths between source register...

I have several fifos that are small and implemented as distributed ram.There are some timing violations reported on paths between source register of fifo control signals(e.g. read signal) and fifo data output. This raised some question in my head as how timing is assessed for such fifos (or SRL for that matter). A fifo or SRL chain uses luts plus output register. Wouldn't that mean there is inh...


Sign up
or Sign in