Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA

Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.

There are 17402 threads in our archives.

You are looking at page 11 of 1741.

The threads with the newest articles are listed first.

VHDL problem [5 articles]

maxascent - 2011-10-03 10:16:00
I want to do something like this signal slv : std_logic_vector(7 downto 0); signal sl : std_logic; signal res : std_logic; res ...VHDL problem

Xilinx SP605 DDR3 Allegro 15.7 Viewer Questions [6 articles]

Brad Smallridge - 2011-10-02 19:29:00
I am designing a Spartan-6 pcb with DDR3 by way of Memory Control Block and with various video interfaces. Before I start with my own design, I thought I would look at other available designs, inc...Xilinx SP605 DDR3 Allegro 15.7 Viewer Questions

Mobile Applications Conference Bangalore on 15-October

global gaming - 2011-09-30 08:14:00
Hi, I got to know of an exciting event happening in Bangalore on October 15th I guess it will add a great value to all the professionals in the respective domain. I believe it is worth atte...Mobile Applications Conference Bangalore on 15-October

uK Embedded Masterclass - 5th October

Energi - 2011-09-28 11:20:00
Just to let you know about the Embedded Masterclass - Cambridge 5th Oct www.embedded-masterclass.com Useful workshops, technical presentations and exhibition of tools, hardware and software. ...uK Embedded Masterclass - 5th October

Implementation Issue [4 articles]

James - 2011-09-27 08:58:00
Hi Guys, I'm using the Spartan-3E 1600E Microblaze development kit. What I'm basically doing is writing to the on board DAC (Linear Tech LTC2624 Quad DAC), and then reading from the on board ADC (...Implementation Issue

Offer various hats including Red Bull Hats on http://www.mlbhatshop.com/

zhenzhen zhang - 2011-09-26 20:58:00
MLBHatShop with Original Red Bull Hats, New Era Hats, Monster Energy Hats, Red Bull Beanies, DC Hats, Red Bull New Era Hats, Monster Beanies Sales Promotion. Door to Door Free Shipping. http://www.m...Offer various hats including Red Bull Hats on http://www.mlbhatshop.com/

comparing Xilinx XC3S500E-4CPG132C vs Altera Cyclone IV FPGA (EP4CE22F17C6N) apples to apples. [9 articles]

jleslie48 - 2011-09-26 15:12:00
the xilinx says it has 500,000 gates, the altera says it has 22,320 Logic elements (LEs) 594 Embedded memory (Kbits) 66 Embedded 18 x 18 multipliers 4 General-purpose PLLs so are these two f...comparing Xilinx XC3S500E-4CPG132C vs Altera Cyclone IV FPGA (EP4CE22F17C6N) apples to apples.

Actel .DCF Constraint File

Todd Simonds - 2011-09-26 06:44:00
Hello. I'm having trouble finding documentation on how to add timing constraints to this old design that I'm retargeting to another antifuse device (MX). Specifically, I need to know syntax and how ...Actel .DCF Constraint File

FPGA + TVP70025i Board [3 articles]

Test01 - 2011-09-26 06:22:00
I am looking for an affordable FPGA development board with TVP70025I Board. I am assuming that the board can take in VGA input and then pass the digitized data to FPGA. Is there such a board? T...FPGA + TVP70025i Board

Modelsim cannot run its example tcl [3 articles]

fl - 2011-09-26 03:27:00
Hi, I want to learn tcl in Modelsim for FPGA simulation. I find that there is a directory under modelsim named tcl_tutorial\solutions. But the traffic.do file cannot run with the following error me...Modelsim cannot run its example tcl
previous | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | next