Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA
Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.
There are 16714 threads in our archives.
You are looking at page 11 of 1672.
The threads with the newest articles are listed first.
Verilog in Quartus and assignments in blocks [5 articles]
Giorgos Tzampanakis - 2010-07-15 14:32:00
I was under the impression that in Verilog nonblocking
assignments are evaluated in an arbitrary order. However, in
Quartus, I have noticed that if you use something like this:
always @(posedge...
manual Route before PAR starts in xilinx ISE 12 [3 articles]
Amish Rughoonundon - 2010-07-12 13:40:00
Hi,
I have a design that use some asynchronous signals. I have already
set a FROM TO constraint in the ucf for the path.
I am using a Spartan 3E 1600-5fg400 with Xilinx ISE 12
on top of that,...Controlling Path Delay with Constraints? [3 articles]
Casey Smith - 2010-07-10 02:11:00
I'm troubleshooting a design that uses a XC3S50 as a way to take a
125Mhz clock and, using 2
DCMs, output 4 copies of it shifted 45deg from one another. The 1st
DCM CLK0/90 ports give you the 0 an...Programming individual FPGAs in a daisy chain [6 articles]
salimbaba - 2010-07-09 12:39:00
is it possible to program only one FPGA in the chain from EEPROM i.e. first
FPGA without disconnecting other one from the loop.?
Also, how do we generate the mcs file for the daisy chained FPGAs?
...FPGA Video processing board (HDMI).. who makes one? [7 articles]
alangeering - 2010-07-08 13:41:00
Does anyone make the following:
HDMI Receiver -> FPGA -> HDMI Transmitter
I would considder DVI/Displayport also.
I just want this for video processing. I don't need audio, controls, PCIe,
...xilinx leadtimes [15 articles]
Antti - 2010-07-08 03:06:00
Avnet is sole disti for Xilinx, now lets see what Avnet says:
searching for Spartan-6
all items are no stock, with notice factory leadtime 16 weeks
but some items have extra note, "stock in asia"...Xilinx BULLSHITIX-8, when? [23 articles]
Antti - 2010-07-07 18:47:00
the X-7 roadmap and all device table are no online,
and the ARM11 is coming is also all public knowledge, but.. where? in
what family?
spartan is dead, now is Artix, und Kintex? but where is ARM1...Programmer for Spartan-6 [2 articles]
dmendesf - 2010-07-07 17:47:00
I have a Platform Cable USB:
http://www.xilinx.com/products/devkits/HW-USB-G.htm
I want to start playing with spartan-6 devices, but spartan-6 is not
in the Device Family Support list of this...SPF+ useable signalling range [3 articles]
Roger - 2010-07-07 17:27:00
Anyone know about FO transceivers?
The Finisar (and other SFP/SFP+ FOTs come in particular frequencies) - e.g.
8.5Gbps for the FTLF8528P2BNV. Can these parts still be used for lower
frequencies...How to declare a port with a new type [2 articles]
Weng Tianxiang - 2010-07-07 12:08:00
Hi,
I am in VHDL.
I have the following statements:
type integer_array is array(natural range ) of integer;
type cs_type is array (0 to N) of integer_array (1 to Nmax);
signal cs : cs_type;
...