Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA
Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.
There are 16329 threads in our archives.
You are looking at page 14 of 1633.
The threads with the newest articles are listed first.
How to connect two BNC connectors to FPGA board? [6 articles]
Alex - 2010-01-24 09:35:00
Hello All,
In my project some RF input from outside circuitry has to be converted
into digital form in ADC and then, after processing in FPGA, it will
be converted back into analog RF signal whic...
Post route simulation warning [2 articles]
akshayvreddy - 2010-01-24 03:54:00
When a preformed post route simulation it gave me this warnings. I am
having trouble in understanding them and why these warning come up.
WARNING:Timing:3224 - The clock clkf_4 associated with OFF...Xilinx online documentation issues
stephen.craven@gmail.com - 2010-01-23 13:01:00
Having been away from active FPGA development for a couple of years, I
was surprised to discover the sorry state of Xilinx's documentation.
Perhaps it has always been this way...
Xilinx Applicati...Spartan 3E Starter Kit - Power problem [5 articles]
=?ISO-8859-1?B?RGlu52F5IEFr5/ZyZW4=?= - 2010-01-23 10:50:00
I have S3E starter kit. I accidentally connect a wrong power adaptor
and two power regulators on the board was burnt. I cannot replace them
because pads of the one of the regulators are under the pa...FPGA farm [3 articles]
Dennis Yurichev - 2010-01-23 05:45:00
Hi.
Are there such thing as FPGA farm (for cryptographical purposes),
containing a lot of expensive FPGAs, and accessed remotely for some
payment?
...Networking Board Recommendation [4 articles]
stephen.craven@gmail.com - 2010-01-22 23:22:00
All,
Could someone point me to a board or boards that combine a modern FPGA
with multiple ethernet PHYs? The only multiple-ethernet board that I
have discovered is based on a V2P.
Thank you i...ChipScope scripting for batch data collection? [2 articles]
Neil Steiner - 2010-01-22 17:12:00
A colleague and I were hoping to set up unattended ILA data collection
over long periods and changing conditions. I assumed that the ChipScope
TCL support would provide a way to do that, but when...Easy PC software tool - Bad experience [11 articles]
Roger - 2010-01-21 21:22:00
Due to a bug in the Easy PC software tool from Numberone Systems, I've just
had a very time consuming and costly incident. Despite their faulty software
costing me a lot of money, the company have...Icarus Verilog opinions
Giorgos Tzampanakis - 2010-01-21 19:13:00
I've been trying out the Icarus Verilog compiler/simulator. It
looks nice so far. Any views on it?
Also, it claims that it can generate code to load onto real
FPGA's. Can it really do that? Has...user ip in edk
gentel - 2010-01-21 09:02:00
hi,all
i have created an user ip connecting opb bus based microblaze.when i
watch the data from many ports in chipscope ,there is a strange Phenomenon.
i can obtain only one right data from t...