Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA


Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.

There are 16333 threads in our archives.

You are looking at page 16 of 1634.

The threads with the newest articles are listed first.

XST is driving me mad. [7 articles]

ghelbig - 2010-01-19 13:45:00
I've been trying to make a _simple_ counter work, and it just doesn't. Can I get another set of eyes to look at this? It's probably something dumb/simple, but I just can't see it. The code: ...XST is driving me mad.

working with ADC and DAC together [2 articles]

mlajevar - 2010-01-19 10:47:00
Hello I have the vhdl code for both amplifier-ADC and DAC of spartan3E,now I want to combine them together.Actually the purpose is to get an analog avlue from oscilloscope send it to FPGA(through m...working with ADC and DAC together

Using a timer in EDK 11.

Griffin - 2010-01-18 16:40:00
Hello, I'm trying to implement code that reads in some software registers from a peripheral after constant time intervals (ideally, a microsecond or so). I know that EDK comes with a hardware tim...Using a timer in EDK 11.

Altera Quartus II on Debian GNU/Linux [26 articles]

Giorgos Tzampanakis - 2010-01-18 11:11:00
I want to run Quartus on my Debian computer. I see that Altera doesn't officially support Debian. Has anyone here managed to run Quartus on Debian? What was your experience? ...Altera Quartus II on Debian GNU/Linux

DCM [2 articles]

abhishek kumar - 2010-01-18 08:57:00
Sir, I am designing DLL using DCM on VERTEX4. But I am not gwtting output for clk2x, clk2x180 I am giving my code below. I am not able to find whetre is the fault. I have written this code ...DCM

CDMA ON FPGA

hassantalal - 2010-01-18 00:26:00
HELLO .. I AM DOING A PROJECT ON IMPLEMENTING "DSSS -- BASEBAND CDMA TRANSCIEVER " ON A SINGLE FPGA ........ ANY BODY WHO HAS DONE A SIMILAR PROJECT OR IS IN THIS FIELD ..... KINDLY HELP ... ...CDMA ON FPGA

Which WebPack for old Spartan and Spartan-2?

Leland C. Scott - 2010-01-16 17:59:00
I'm looking for a good stable version of WebPack that supports the old, Spartan and Spartan-2 devices for legacy product maintenance. Any recommendations? Regards; Leland C. Scott KC8LDO ...Which WebPack for old Spartan and Spartan-2?

CPLD programming sequence XC9500 [3 articles]

gopal_amlekar - 2010-01-16 08:29:00
Hello, I want to understand a few things about CPLD programming. There is a configuration sequence followed for FPGA. For e.g. XAPP188 Table 7 on page 11 shows the device configuration sequence to...CPLD programming sequence XC9500

Which WebPack for old Spartan and Spartan-2?

Leland C. Scott - 2010-01-16 00:07:00
I'm looking for a good stable version of WebPack that supports the old Spartan and Spartan-2 devices for legacy product maintenance. Any recommendations? Regards; Leland C. Scott KC8LDO ...Which WebPack for old Spartan and Spartan-2?

Virtex-5 with DDR3 running @ 50Mhz [5 articles]

lonny - 2010-01-15 07:24:00
using Virtex-5 with DLL disabled and the DDR3 running at 50Mhz, do you need the terminations at the end of the fly-by routing of the address bus? -------------------------------------...Virtex-5 with DDR3 running @ 50Mhz
previous | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | next