Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA


Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.

There are 16333 threads in our archives.

You are looking at page 20 of 1634.

The threads with the newest articles are listed first.

RTL View of synthezied code [2 articles]

jozamm - 2009-12-31 11:41:00
Hi all, I implemented a small statemachine with 2 states, State A triggers counter A, when counter A reaches 255 the state machine jumps to state B which triggers counter B, when counter B reache...RTL View of synthezied code

Seeking some advice [12 articles]

Rick - 2009-12-31 09:33:00
I looked at the postmark on my Atmel Synplicity CD and it was December 2000. I figure the chances of retrieving my serial number are nil and I'll assume most people would advise me to get something ...Seeking some advice

XILINX license model restricts longtime availability [14 articles]

2009-12-30 15:36:00
In ISE 11.1 the license model has changed. 1.The restricted license model is in conflict with a long time availability. 2.It is a problem for users using reconfiguration. 3.FPGAS are like hardwa...XILINX license model restricts longtime availability

ACE file programming of Virtex 4 [3 articles]

ucfchuck - 2009-12-30 14:09:00
i have a cypress fx2lp usb2 that emulates an ACE hdl player and outputs the Jtag directly to an XCF32P and an SX55. there are a couple of issues i am still not sure about though, 1- on a TDO che...ACE file programming of Virtex 4

fsm coding question [3 articles]

John Butler - 2009-12-29 04:26:00
This is in Altera cylone-3. I have this code which seems to run OK in RTL and gatelevel simulation but I m getting glitches in signaltap and in oscilloscope. The clock is running at 100 MHz bu...fsm coding question

FPGA design contest

Ioana Dabacan - 2009-12-28 10:53:00
We proudly announce the 6th annual Digilent Design Contest, organized within the Technical University of Cluj-Napoca, sponsored by Digilent and Xilinx! The goal of this international student cont...FPGA design contest

FS : Lattice LFEC3E-3TN144C 32pcs factory sealed

Mike Harrison - 2009-12-28 10:06:00
Ebay item 200422052282 ...FS : Lattice LFEC3E-3TN144C 32pcs factory sealed

Info on heritage Nallatech board? [6 articles]

Jonathan Bromley - 2009-12-28 08:34:00
hi folks, I have a very elderly Nallatech Strathnuey board that I might try to get going if I have e few spare hours. It has two old-original Spartan XC2S150 devices, two Xilinx flash ROMS, a ...Info on heritage Nallatech board?

Strange behavior with serial ADC chip select and MISO pin [5 articles]

Nicholas Kinar - 2009-12-27 20:33:00
Hello-- I am working on a custom board with a Cyclone II FPGA. Attached to the pins of the FPGA are six serial ADCs (AD7690 from Analog Devices). Each ADC has three pins which are controlle...Strange behavior with serial ADC chip select and MISO pin

JTAG-USB CABLE NOT DETECTED [2 articles]

hassantalal - 2009-12-27 13:23:00
HI ! i have a usb-JTAG CABLE FOR PROGRAMMING A FPGA , there is no mention of any vendor or company on the cable .... when i used it to program a XILINX SPARTAN 3 E FPGA ON A DIGILENT BOARD THROUGH "...JTAG-USB CABLE NOT DETECTED
previous | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | next