Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA

Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.

There are 17402 threads in our archives.

You are looking at page 6 of 1741.

The threads with the newest articles are listed first.

store data file in DDR2-SDRAM

fifi - 2011-12-07 16:24:00
Hi How can I load a data file to the DDR2-SDRAM. I'm use virtex 5 Ml507. I try to download my file with the XMD but when i try to read the data I obtained wrong values. Any suggestions plz ...store data file in DDR2-SDRAM

Is it possible to save the FPGA state periodically? [9 articles]

Test01 - 2011-12-06 09:06:00
Can Xilinx or Altera FPGA support scan feature to save the state? Any details will be great. ...Is it possible to save the FPGA state periodically?

XC7V2000T, the perfect Thanksgiving gift [12 articles]

Tim - 2011-12-02 01:59:00
These prices come up on Avnet Express. I searched via www.findchips.com. Low end: XC7V2000T-1FH1761C - $29897.06 High end: XC7V2000T-G2FLG1925E - $67150.00 Does that make the the XC7V2000 t...XC7V2000T, the perfect Thanksgiving gift

Classic Disk Drive simulation and binary file IO. [7 articles]

Rob Doyle - 2011-12-01 06:38:00
I've designed a PDP8 computer and RK08 disk drive controller. I'm trying to test the RK08 controller with a simulated RK05 disk drive. The RK05 disk drive essentially has 6496 sectors and each se...Classic Disk Drive simulation and binary file IO.

FPGA with a bus (serial,USB or ethernet)

LM - 2011-11-28 12:33:00
I could use a FPGA (and development board) with a way to connect to a desktop. But any of those is not in VHDL. How do use a FPGA with serial port or whatever bus or interface. By the way, I need...FPGA with a bus (serial,USB or ethernet)

Patent Reform Town Hall Meeting (Balt/Washington Area IEEE Consultants Network) [106 articles]

rickman - 2011-11-25 17:26:00
Co-sponsored by IEEE NCA Consultants Network, Baltimore Consultants Network, Society on Social Implications of Technology, Baltimore and NoVA/Wash. Computer Society, and Region 2 PACE Committee ...Patent Reform Town Hall Meeting (Balt/Washington Area IEEE Consultants Network)

Production Programming of Flash for FPGAs and MCUs [16 articles]

rickman - 2011-11-24 15:30:00
Someone on Linkedin asked about a stand alone device for programming the flash for FPGAs in the field or in a production environment. There doesn't seem to be anything currently available like this....Production Programming of Flash for FPGAs and MCUs

Xilinx chipscope via Virtualbox [3 articles]

Michael Laajanen - 2011-11-24 09:34:00
Hi, Has anyone managed to get a Mac running XP in a Virtualbox connect to Xilinx Platform cable USB? /michael ...Xilinx chipscope via Virtualbox

RTOS with support for TCP/IP sockets on Spartan 3E [5 articles]

pascal_sweden - 2011-11-23 05:25:00
Hello, I like to design a prototype network application on a Spartan 3E board, and would need to have an RTOS with support for TCP/IP sockets. Which soft core processor and RTOS would be recomm...RTOS with support for TCP/IP sockets on Spartan 3E

Xilinx PCI Express - Am I starting too low? [5 articles]

self - 2011-11-21 05:40:00
Hello, I have used the Xilinx LogiCore Integrated Block for PCI Expres several times in the past. On those occasions I have hacked into the autogenerated example design to bring a standard parall...Xilinx PCI Express - Am I starting too low?
previous | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | next