Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA

Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.

There are 17402 threads in our archives.

You are looking at page 9 of 1741.

The threads with the newest articles are listed first.

Spartan changes in glitch sensitivity [17 articles]

Jon Elson - 2011-10-25 15:55:00
Hello, all, I know this refers to graveyard parts, but we have reason to keep using them. Anyway, I made a new batch of motherboards that use a 5 V Spartan as the slot select control logic. I ha...Spartan changes in glitch sensitivity

Reference books on microprocessor design with VHDL [2 articles]

VIJAY KUMAR - 2011-10-25 04:42:00
Hello, i follow the book Microprocessor design with VHDL by Enoch O.Hwang. I want some reference books and some web address on this topic. ...Reference books on microprocessor design with VHDL

microprocessor design with vhdl

VIJAY KUMAR - 2011-10-25 01:42:00
Hello,i have knowledge of basic vhdl and i have implement a few fundemental programs on digital circuits. Iam very new to FPGA.I want to experiment a complete details of microprocessor design with...microprocessor design with vhdl

wireless module for DSP stratix III [2 articles]

sato - 2011-10-23 17:50:00
I am new to the world of Altera and FPGA . Really hope to get some helps from this forum. Thanks in advance! My case is: I have MCSOP running in my stratix III DSP board . The outputs of the...wireless module for DSP stratix III

Doulos training courses at Xilinx [10 articles]

Mr.CRC - 2011-10-23 15:18:00
Hi: While I'm very able to learn on my own, I feel that at my age and with so many people pulling at me every minute, that to assemble the hours of focussed attention to actually work through a ...Doulos training courses at Xilinx

USB hangs on the Xilinx USB II Cable [3 articles]

General Schvantzkoph - 2011-10-19 16:55:00
The Xilinx USB II cable hangs on a regular basis. I've found that pulling the USB connector out and putting it back in isn't sufficient, the only way that I can get Chipscope to see it again is to...USB hangs on the Xilinx USB II Cable

Xilinx EDK: XPS netlist combination error [3 articles]

Finn S. Nielsen - 2011-10-18 20:27:00
This is a multi-part message in MIME format. --------------030506060901040504070007 Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Hello all, Does...Xilinx EDK: XPS netlist combination error

Synapticad BugHunter and VeriloggerExtreme

Mr.CRC - 2011-10-15 18:41:00
Greetings: They gave me a 6-mo eval license for those, which I will begin tinkering with in upcoming weeks. I have so far used only Icarus Verilog for sims, ever since Modelsim stopped being i...Synapticad BugHunter and VeriloggerExtreme

Synthesizable heap-sorter for FPGA - BSD licensed sources [2 articles]

wzab - 2011-10-14 09:10:00
Hi, I have prepared a heap-sorter implementation for FPGA. The sources are licensed under the BSD license and are available at alt.sources group. Due to the fact, that I'm on my holidays, I was ...Synthesizable heap-sorter for FPGA - BSD licensed sources

Microblaze Resources such as BRAMS, LUTS [3 articles]

hrishi24h - 2011-10-12 03:41:00
Hello all, I am a newbie in the FPGA stuff!.. I wanted to know some FPGA resource consumption by the microblaze but could not find some specific details such as how much BRAMS does it take (wit...Microblaze Resources such as BRAMS, LUTS
previous | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | next