Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
JTAG
Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.
We found 1302 threads matching "jtag"
You are looking at page 1 of 33.
The most relevant threads are listed first
JTAG Opcodes for Altera MAX7000S
Patrik - 2004-02-24 09:53:00
Hi,
I try to program a JTAG chain with a MAX7064S and a MAX7032S via JTAG with
a microcontroller. The problem is, that I couldn't find the JTAG opcodes
for ISP. Is there any documentation about it?
Thanks,
Patrik
...
Is there any compatibility difference between The parallel JTAG PC4 and JTAG III??
jack lalo - 2005-02-22 16:44:00
Hi all,
I'm asking if there is any difference between the Xilinx JTAG III
and IV??? I saw that the speed of the second is 8 time quicker than
the first, but i need a JTAG cable and all the schematics are for the
old one. Is it matter if i use the JTAG III instead of the PC4???
thanks
...S3ESK JTAG
Guru - 2006-10-24 17:00:00
Hi all,
Did anyone try to use the Spartan3 Starter Kit (S3ESK) as a USB JTAG
programmer? I want to connect the Virtex4 MiniModule (2.5V JTAG) to the
3.3V S3ESK JTAG port. I tried to with some resistor dividers to
accomodate voltage (100 & 330ohm) and TDO & TDI swapped, but the
connection was ...cyclone jtag
Jedi - 2005-01-18 11:07:00
Has anybody tried to use the "cyclone_jtag" module in his design?
So I could access registers through JTAG in my design...
I know that I can use opencores jtag module but I want to
use the existing JTAG port.
rick
...JTAG tutorial
Jean Nicolle - 2006-05-12 00:08:00
I created a small tutorial about JTAG.
See http://www.fpga4fun.com/JTAG.html
I'd be happy to hear about mistakes/suggestions.
Thanks.
...PC to JTAG
Matthew Hicks - 2007-05-25 14:15:00
I read all of the documents I could find about using the JTAG port as a communications
interface to the FPGA and implemented my own JTAG controlled logic. The
problem is, none of the documents that I read gave a decent solution as to
how to get access to the JTAG chain on the PC side of thing...JTAG - Boundary Scan s/w using Byteblaster or Parallel 4 cable
Fred - 2006-06-20 07:05:00
Does anyone know of any software, ideally freeware, which can use the above
JTAG interfaces to exercise other JTAG interfaces on non FPGA devices?
In my case I'd like to read the state of pins on an unrelated device.
...reprogram xcf08 serial prom without jtag
Anonymous - 2006-07-12 16:02:00
All,
Does anyone know if there is an easy way to reprogram xilinx xcf08 serial
proms outside of tying the jtag lines to the chip and emulating the whole
jtag protocol? Has anyone used jtag successfully to reprogram these proms
from the FPGA that they load?
Thanks,
Clark
...Programming the JTAG flash in circuit
wpiman@aol.com - 2006-05-08 10:33:00
We have a Xilinx Flash (XCF series I believe) that we would like to
program in circuit from a microcontroller in order to support field
reconfigurability. This flash has a JTAG backend. We were thinking
about using the GPIO ports on a microcontroller to wiggle the JTAG
lines and load the new f...How to comm with Altera JTAG UART (from custom host software)?
Kolja Waschk - 2006-06-28 17:12:00
Hi,
is there any way to communicate with software running on a NIOS2 SOPC
through JTAG from custom software on a Host PC? maybe via JTAG UART etc...
Would be nice if nios2-terminal provided a method to connect to the JTAG
UART from own applications through Unix or TCP sockets, or something
...JTAG program failed
mughat - 2006-03-31 05:43:00
I have problems programming my EEPROM through JTAG. Most of the times it
fails but I have succeeded once.
When programming the FPGA directly it works all the time.
I am using JTAG Cable Model IJC-2 from Insight
The EEPROM is a Xilinx XCF08P
The FPGA is a Xilinx Spartan 3 1500K gates
What ...Tiny JTAG connector
Eric - 2008-11-04 11:31:00
What do "real" engineers do when they want to preserve the ability to
connect a JTAG pod to a device, but board layout/space concerns
prevent the use of the large 14-pin 2mm-pitch dual-row xilinx JTAG
header that's common on all the JTAG Products?
I'm somewhat envisioning a tiny small-pin-coun...Xilinx platform cable USB
Manny - 2006-11-12 16:35:00
Hi,
It might be a naive question, however, I just want to make sure. Is
Xilinx new USB JTAG backward-compatible with old parallel port JTAG
development boards? I'm a bit suspicious as some of the newer Xilinx
boards say explicitly that the board is compatible with the USB JTAG. I
know a JTAG ...[JTAG] How to force a FPGA to reprogram itself from a prom with JTAG ?
uxello - 2005-07-26 09:54:00
Hi all !
I would like to make a Spartan 3 FPGA to reset and
reprogram itself from a platform prom after I have
reprogrammed the prom using JTAG boundery-scan.
Is there any instruction I can send to the FPGA
or the prom with JTAG to tell the FPGA to reprogram ?
Usually this is done at pow...JTAG Connection For PPC Using VisonProbe V2PRO V2P30
Marc R - 2004-09-09 11:31:00
I am having trouble getting the JTAG chain to validate with my
Windriver Vision probe (using Vison Click software). It is on
seperate PPC JTAG I/O: TCK, TDI, TMS, TDO, not using TRST or HALT.
This is seperate from the FPGA dedicated JTAG pins. I am using the
v2p30 and only one proc. The other...Re: Chipscope 7.1 and JTAG TAP
naliali - 2007-12-12 01:36:00
On Dec 11, 8:03 pm, Paul wrote:
> Hi
>
> I am using Chipscope 7.1 and I have a VirtexII xc2V6000 with a
> Instruction width of 6 bits. I have a design for which I had
> automatically generated a JTAG Controller. I can successfully sythesize
> the design as well as the JTAG TAP. The pr...ISE, JTAG and ChipScopePro.
Massimo Gaggero - 2005-11-14 04:35:00
Hallo to everybody,
I bought a "Spartan 3 Starter Kit" and to program the board there's a
JTAG cable.
I've two questions: Can I use the same cable to do In Circuit Debugging
with JTAG System?
Do I need some software not bundled with Xilinx ISE to do it?
Thanks,
Massimo.
...newbie question about Xillinx JTAG cable
Frank Schreiber - 2006-01-08 16:29:00
Hello guys,
I have a JTAG cable with 1 line female output, but my board has only 2
lines- pins connector for JTAG. So, my question is how to make ( or simpler
to buy ) an adapter between them ?
Thank you for reading.
Greetings
Frank
...User I/O via Altera MAX7000S JTAG?
Andrew Holme - 2005-03-27 14:36:00
Is there any way to use the JTAG pins of an EPM7128S for user I/O, without
permanently commiting them as I/O and thereby losing the JTAG capability? I
want to download data from the PC, via a ByteBlaster cable, into a 2kx8
static RAM connected to the CPLD. I suppose I could add some jumpers for...JTAG fundamentals question
Silver - 2007-05-28 13:26:00
Hi everyone,
I tried to figure this one out myself but it turns out not so easy for
someone with this lack of experience like mine. I'm writing a PC app that
will issue JTAG commands over paralell port to some unspecific FPGA at the
moment, running let's say some cipher algorithm. I want to...Implement a JTAG controller in an FPGA
irish - 2005-07-13 11:06:00
Anyone done a JTAG controller in VHDL or Verilog?
I want to use an FPGA to program another JTAG device.
Cheers,
Irish
...SystemACE and Jtag
Scarex - 2005-01-20 12:45:00
I'm working on a Xilinx demonstration board equipped with a jtag chain
including a SystemACE CF and a Virtex-II FPGA.
My goal is to configure the FPGA via Jtag bypassing the SystemACE.
Unfortunaly, after the hardware reset, the SystemACE is configured by
default to look for a bitstream on the ...JTAG port access in Cyclone
Jedi - 2005-06-21 11:50:00
hello
Is there any example of how to add JTAG port support into
own non-SOPC builder design like I can directly access
SPI config port?
For example I want to read/set own register word from
an own JTAG tool.
thx
rick
...FPGAs and JTAG
Adarsh Kumar Jain - 2005-06-22 08:15:00
Hi All,
I am stuck with some JTAG interconnection tests on a board with 9 Xilinx
V2Pros and 2 Altera Stratixs.
I am using JTAG Technologies VIP Manager for the tests.
Somehow the tool / software is getting into errors as it sees 1's on the
GND net. I have digged into all possibilities as far...PROM JTAG download cable for Xilinx Spartan II + Webpack
..:: Gabster ::.. - 2003-07-09 20:41:00
Hi,
I have a PROM (XC18V02) set up on my Spartan IIE evaluation board. I'm
developing under Xilinx ISE 5. I'm wondering what would be the simplest JTAG
cable I could build (or buy if real cheap) to download my code in the PROM.
Is any JTAG cable supposed to do the job? The fact is I alread...burn xcf16p through PCI jtag
2005-09-08 05:56:00
Hi,
I developed PCI board with xilinx prom & fpga on it.
Since PCI has jtag pins and since the prom xcf16p is programmed through
its jtag interfacce, I wonder if there is a known application software
to burn the xilinx prom & devices through PCI jtag interface ?
THANKX
NAHUM
...JTAG Prog. and Power Requirments
Drew - 2004-09-13 12:53:00
Hello,
I am programming EPM3064ALC44-7 using JTAG-ByteBlaster. I will use the
exact circuit shown in Figure 2 of application note AN-95 from Altera
which describes connections to JTAG header and will also supply power
to device through, VCCIO and VCCINT pins (3.3 Volts).
However, I am tryin...Using two PowerPCs
Frank van Eijkelenburg - 2005-09-19 03:29:00
Hi,
I want to use both PPC systems in a Virtex 4 device. Both have their own
memory (physically). And the easiest way to work is to handle both
devices seperatly. My question is: is this possible? Or will I get
problems with JTAG for example. Is it allowed to have two different EDK
projec...data logging via JTAG?
2005-09-21 13:26:00
Hi.
I have a simple board with an Spartan 3 FPGA and a AD connected to it.
The board is configured via JTAG using the Xilix Platform Cable USB (24
Mhz). What I would like to do is to capture the data from the A/D
converter to the computer via JTAG. Does anybody know of a good way to
do this wit...ByteblasterMV and QuartusII 3.0
Christian Riesch - 2003-09-16 05:23:00
I have a homebuilt Byteblaster MV which works fine with Altera
Max+PlusII 10.2. With Quartus II 3.0 SP1 "Auto Detect" of the devices
in the JTAG chain works, but when I try to program it reports
Info: Configuring device index 2
Error: Can't configure device. Expected JTAG ID code 0x110500DD fo...Configurating multiple devices(FPGA and CPLD) with different Vccs through the JTAG
john ong - 2004-04-20 03:50:00
Hi,
I am new to configurating multiple devices through JTAG. Does anyone
know if it is possible to configure multiple devices (Xilinx Spartan
FPGA and CPLD) in a daisy chain through JTAG. The problem I face is
that the the devices concerned have different Vcc(s). The former is 5V
and the latter...JTAG Vcc pin on coolrunner
maxfoo - 2004-08-16 18:47:00
For the xilinx xc2c256 cpld tq-144 package, when connecting to a jtag header,
according to the table in the datasheet pin 8 is Vaux(jtag supply).
My question is do you need to connect the other vcc pins too, 1,37,84,etc...
or is pin 8 the only one needed? On the xc9572 all vcc pin are connected
...Re: ChipScope Pro Loading Memory
Guy Eschemann - 2004-08-03 03:52:00
I don't know of any ready-to-use solution for this, so I guess you will
have to design your own. You could use a user-JTAG module in your
design (have a look at BSCAN_SPARTAN3 in the libraries guide). This
will allow you get data in and out of your FPGA through the JTAG port.
Then you will n...different JTAG programming cables
David Fejes - 2010-02-08 04:11:00
Hello guys,
is there any chance to get work a lattice jtag programming cable with
xilinx products? I think, JTAG is a common standard, didn't? I've a hw-
usbn-2a lattice cable and I want use with xilinx cplds, but the iMAPCT
doesn't find the cable.
If this is not possible, can anyone sugges...How to protect my Virtex5 design without battery?
vcar - 2009-12-29 02:49:00
For certainreasons, I could not use battery on my board, so the
Virtex5 bitstream encryptioncould not be used. In this situation, what
could I do to protect my design on areasonable level?
My design hasVirtex5 and XCF16P, and the two devices are linked on
JTAG chain, and I programXCF16P with m...Programming FPGA in Xilinx Virtex 2 pro board
rajendra - 2004-06-18 14:30:00
Hello all,
I am trying to program FPGA on Xilinix virtex 2 pro board. The
only hardware I got other than this board is windriver vision probe2.
Though it is mentioned in the feature list of visionprobe 2 (XE) that
it can do "Flash Programming Code & FPGA Download", I am not able to
find out...XCF02S + Spartan 2e JTAG config problems
Gabor - 2006-11-15 14:23:00
I'm seeing some strange behavior when trying to program
a Spartan 2e (XC2S150E) directly via JTAG. In the system
it is normally programmed using master serial mode from
the XCF02S "platform flash" part. The JTAG chain starts
with the XCF02S and then ends at the XC2S150E - no
other parts. I c...Done Pin Remains Low after JTAG Configuration of V2Pro
Adarsh Kumar Jain - 2004-02-26 09:46:00
Hi,
I am trying to configure V2P7s with JTAG, but after the iMPACT tool says
programming succeeded, the done pin remains low and all the outputs remain
High.
I have 8 V2P7s in parallel and they all the drive the same DONE line.
What happens when we just program one of the 8 devices with JTAG in...Xilinx Sparta-3 configuration
Aleco31 - 2004-06-23 11:20:00
Hello, everybody!
I have the following question regarding Xilinx Spartan-3 family.
Can these devices, which require 2.5V to be connected to the VCCAUX
(JTAG and DLL power) be configured using former Parallel III cable,
JTAG mode? Does it require some small series resistors on the JTAG
signals a...2 FPGAs /w programming FLASH in one JTAG chain
Toni Merwec - 2007-10-29 11:28:00
Hi there,
currently I am designing an FPGA board, featuring two Xilinx Virtex-4 FPGAs.
It should be possible to program them with onboard Xilinx Platform FLASH
PROMs as well as via JTAG with the IMPACT software. For ease of use and
debugging all components should be part of one coherent JTA...