ML310
Comp.Arch.FPGA is a worldwide Usenet news group that is used to discuss various aspects of Field Programmable Gate Array (FPGA) based computing systems development.
We found 110 threads matching "ml310"
You are looking at page 1 of 3.
The most relevant threads are listed first
more - 2005-03-25 03:01:00
Hello
I want to set up a conncetion between ML310 and the PC. I set th
PC as server and the ML310 board as a client. Is there any socket AP
in Linux operating system in the board ML310 that I can use
Thanks!!
...
khoryl - 2005-04-25 05:41:00
I'm trying to use a montavista kernel on a ml310 but when I run it, I always have the same error even if I follow the xilinx instructions.
In fact when booting h*the kernel the ml310 freeze and the opb led turns to red.
I can't find where is the problem. can you help me? thanks a lot
...
2006-10-04 13:39:00
how to see the read signal in ML310?
i know ChipScope can do it, but i think it's not easy to add it into my
design.
i survey another way to see the real signal, does LA can see the real
signal in ML310?
...
Henning Zabel - 2005-05-18 07:59:00
Hallo,
i try to install debian (woody) for ppc on the xilinx ml310, but without
success.
It seems that the powerpc build in the fpga can't execute the binaries
of the installer.
Has someone tried to install a complete debian or suse linux on the
ml310 board ?
Greetings
...
Ed McGettigan - 2008-04-07 21:32:00
grant0920 wrote:
> Hi! everyone
>
> I have a very basic problem. I know that the 6-position DIP switch on
> the ML403 board can control the configuration address and FPGA
> configuration mode. On the ML310 board, I am not sure where can set
> the FPGA configuration mode. I want to set t...
more - 2005-04-01 03:02:00
Hello
I want to use ethernet to transmit data from pc to ML310. I thin
I can use Xilnet or LWIP library to establish the sockets to receiv
data. But on board ML310, the ethernet is not connected to OPB bu
directly but through PCI bus. So when I choose Xilnet or LWI
library,I cannot bind an...
Does anyone have any gigabit ethernet (copper or fiber) personality
module designs for the ML310?
Thanks.
--
Nicholas C. Weaver. to reply email to "nweaver" at the domain
icsi.berkeley.edu
...
Sven Gowal - 2005-06-29 03:46:00
I haven't been able to find any useful resources on how to install the
new Linux 2.6 kernel on the ML310 board.
Does anyone have an idea on how to do that ? (which drivers, patches I
would have to use ?)
Thanks a lot,
Sven
...
2005-11-08 04:36:00
Hi, Jered, I tried months before to use MIG007 generating a DDR controller for ML310, failed and the xilinx support did not help to get through. I modified everything to fit ml310 kit and when I download the generated testbench, nothing happened in the DDR. You can discuss with me by: xjf77(at)yahoo...
sudheer - 2005-02-10 06:09:00
Hi is it possible to connect any secondary board to ml310 through its expansion slots.If so which cable I have to use and where can I get it.
I want to connect USB and Firewire i/o ports to main PPC through its gpio pins directly not through pci slots (which are available on ml310 already) as I n...
Nitesh - 2005-11-08 19:07:00
Hello,
I am using xilinx ml310 board. Now I want to use networking feature on
the
board
and hence I have to enable the "ENABLE PCI" option in the
configuration of
kernel which I am trying to load onto the ppc.
Now once I enable the enable pci option what happens is that the kernel
during
th...
Hur - 2005-01-04 16:42:00
hi
i want to be familiarized with microblaze usage with ML310 board.
Someone can tell me which documents (tutorial, or user guide, etc) will be
best to follow up and be familiarized with it....
Thankyou in advance
...
my.king - 2006-06-29 03:47:00
Hi,
I'm working with the ML310 eval board. Is there anyone who has a
working example on how to create a custom IP on the DCR bus (and
accessing it from the PPC405)?
Thanks.
...
2006-11-14 00:34:00
I was wondering if anyone using the ML310 is having similar issues as I
am --
What I'm using:
- Platform Cable USB
- Xilinx ML310
All the latest software updates as of today (11/13/06)
- EDK v8.2.02
- ISE v8.2.02
- IP Updates v2
I'm downloading the bitstream onto the board from EDK, and...
jack lalo - 2005-02-20 00:25:00
Hello,
I have to use a Xilinx ML310 developement board in my final year
project to test a VHDL design and to use Chipscope. My question is, is
it necessary to use the parallel Cable IV in order to configure the
Virtex 2Pr??? if so how can i use chipscope in order to read out my
internal signa...
king_azman - 2006-02-21 22:04:00
hi,
i'm trying to work with the ddr sdram on the ml310 development board. i
tried creating a simple base system with the ddr using the bsb wizard.
i also changed the ucf file as in the sample file provided. however, i
keep getting 'memory test - failed" when running the generated memory
test...
Hur - 2005-01-08 13:56:00
One problem when i practice the EDK tutorial .....and download the bitstream
into ML310.....
Using Base system builder,I think the platform define, netlist generation,
implementation, software (TestApp.c - LED flash) compilation are all okay.
(No error found)
But when I (for the first time --...
VB - 2005-08-01 05:43:00
I am using ML310 in STANDALONE along with usb based Quickcam
expreess(Web camera) for my project on real time image processing.
I came to know that it is possible to access the usb port of the board
using the linux kernel.
I am interested in accessing the port to recieve the data(frames) from
...
The Xilinx ML310 evaluation board has a set of connectors
for high-speed interfaces using a Tyco Z-Dok+ interface (6.25Gps).
I've seen in some of the Xilinx brochures a proto board that mates
to these connectors. Does Xilinx provide this board, or is there
a third party that makes the personal...
Iris Dimni - 2005-03-08 03:20:00
Hi! I'm a student in Italy and I'm having some problems with a "xilinx ML310" board.I need to install another O.S. ,on the board, and do so without using the flash memory the board came with.In fact I need to boot from directly from the HDD.In any case damaging the flash is beyond what I can afford ...
laoshan.zb@gmail.com - 2005-09-19 17:01:00
Hi! all!
I have a problem with runing PCI DMA example provided by Xilinx EDK
install CD on ML310 board. The file xpci_example_level_1.c try to write
destination, source , byte length into DAM control register start at
0x3d000000, but whenever it do that it cause OPB bus error, i
appreciate any ...
chakra - 2006-04-25 17:36:00
Dear Group,
I wonder if anyone in this group has successfully used USB slot for
anything (say camera, mouse or any device) on the Xilinx ML310 board?
I saw a few people (Pradeep, wong-australia) work on the board mid last
year, but would like to know if they had any success with the usb slot.
...
ViKi - 2005-04-08 15:39:00
Hi,
I am trying to work with ML310 virtex II pro development board and I have
pretty much stuck with the basic stuff, Can someone please tell me:
1- How many way one can load an image into the DDR DIMM? is this correct
that all accesses to the external memory (the DDR DIMM) have to go through
...
more - 2005-03-25 03:01:00
Hello
I want to access the ethernet on the ML310 board to transfer dat
to a PC and receive data from a PC. But I find the only way to acces
the ethernet is under the operating system. Then I chose Linux. Can
directly create a c file in Linux and then compile and execute it? I
that way, ho...
Jaggu - 2005-04-21 07:57:00
Hi Buddies,
I am running montavista linux on ml310 and its fine.But
each time I make new build (kernel Image), I see System.map file being
generated at the top level directory is an empty file .
I need this System.map file with address of all kernel
symbols for kern...
Nitesh - 2005-08-18 13:36:00
Hello,
I am using Xilinx EDK 7.1 and ml310 development board from Xilinx. I
have fedora core 2 OS on my PC.
I have problem downloading design onto the fpga.I use minicom to
connect to the ml310 board. It does connect at 9600 8N1 parameters . I
get the following prompt in the minicom window :
...
> 1. Is it possible to put either Linux or Nucleus RTOS into this chip memory,
Yes and yes by using the on-board DDR memory. The ML310 board actually
ships with a pretty extensive demo for Linux. The web page for ML310 at
http://www.xilinx.com/ml310 has a documentation section that describes ...
more - 2005-03-18 02:59:00
Hello
I am doing my thesis on Xilinx ML310 board. My target is t
realise the real-time image processing. First I have to find the por
where I can input the captured data. I am going to use the usb port o
MD1535D+ south bridge. To access this south bridge I need to acces
the PCI bus since...
chakra - 2006-04-13 19:23:00
Hi all,
Am working on ML310 board, and EDK. I get similar problem like Xilinx
Answer database 18265, 21296, but not quite. The exact problem is in
the subject and this is what I do, to land in the problem.
A. I create a project in EDK7.1 for ML310 board
1.I initialize the bootloop for PPC...
Ed McGettigan - 2005-04-25 11:11:00
Simon wrote:
> If you do manage it, let me know! At *last* a development board with a
> DIMM socket on it. Oh frabjous day. Callooh! Callay! He chortled in his
> joy :-))
>
> Why it's such a rare item is beyond me - it takes 123 signals to put a
> generic 184-pin DIMM socket on-board...
stella - 2005-02-25 03:03:00
Hello,everyone
I am doing my thesis on the ML310 board..it's so hard.
Lots,lots of pdf for reading.. :!:
My first target is transfer data between processors using the FPG
Block-SelectRAM (BRAM).
1.-----Prove data flow between the processors (from processor A t
processor B and vice versa)
A...
zoinks@mytrashmail.com - 2005-05-31 04:54:00
Hi, thanks to the kind people on this group, I finally got a simulation
of the ML310 board going.
But I have another problem:
I used the simulation process described in the Platform Studio User
guide. I generated and executed the sim-environment from XPS and ran a
behavioural simulation in ...
Follow XAPP765 (http://direct.xilinx.com/bvdocs/appnotes/xapp765.pdf) to
get started with Linux on Virtex-II Pro.
Another source for information are the ML310 web pages
(http://www.xilinx.com/ml310).
- Peter
Eric wrote:
> Hi,
>
> I just got a board with a Viretex-II pro FPGA. I...
Ed McGettigan - 2005-04-18 13:14:00
jean-francois hasson wrote:
> I work on a project involving the rocketios. I have read the user guide
> and among other things notcied the decoupling advised : a very big
> capcitor at the output of the LDO (330 uF) and several smaller ones (1
> uF). The user guide advises eight 1 uF. Are...
JD Newcomb - 2007-02-09 10:16:00
Greetings!
I have a question regarding applications running on embedded Linux on
an ML310. Getting things to work under standalone has been fairly easy
with my custom hardware (just a little pulse counter generating
interrupts on each pulse, in Verilog). I want to make a jump to
running this ...
Xesium - 2008-02-02 05:48:00
Hi everybody,
I have written a very simple code for microblaze on Virtex II-Pro
(XC2VP30 on ML310 board) which basically writes something to STD-OUT
(through uart). When I load the design to the FPGA through parallel
cable IV everything works perfectly which gives me the idea that
basically the...
Hur - 2005-01-28 07:53:00
hi
Is anyone aware that EDK6.3 (with Virtex II pro, ML310 board) support MPI ?
if yes please point me out which document i should start with....
thankyou
...
Hey all,
I have some questions on ISE/EDK.
I would really appreciate some help.
Before I start, some explanation of my project. It's called Network
Encryption Engine.
There are two components in the project, Client and Server. Client is
our FPGA board.
Whenever client has request use a s...
I posted here before and got excellent responses, could you knowledgeable
people also answer a simple questuion below? If you reply by email, REMOVE
"SPAMNOMORE" in capital letters repeated in my address twice (edit address
manually)!!
We need to make sure Xilinx VirtexProII FPGA boards ...
I am trying to get the soft boot functionality working with vxWorks on an
ML310 platform PPC405 platform.
I have tried the following:
adding "sysace=0(0,0):/vxWorks" to the default bootline, per the Xilinx
sysSystemAce.c file.
adding "sysace=0(0,0):cfgaddr" to the default bootline, per th...