Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Ethernet packet..

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

Ethernet packet.. - Moti Cohen - 2004-07-12 04:43:00

Hy guys, I'm currently working on a 10/100
ETHERNET mac implementation
in an FPGA (using vhdl). in order to simulate my state machine I need
to feed a real ETHERNET packet to it (in order to see if the crc check
is exeuted correctly etc.). I will realy appreciate to get a complete
ETHERNET packet (all bytes from PREAMBLE to FCS) so I could insert it
to my modelsim simulation.

the format I'm expecting is as follows..

[55][55][55]... -> .. [FCS3][FCS2][FCS1][FCS0]



Re: Ethernet packet.. - Allan Herriman - 2004-07-12 05:15:00

On 12 Jul 2004 01:43:55 -0700, m...@terasync.net
(Moti Cohen) wrote:

>Hy guys, I'm currently working on a 10/100 ETHERNET mac implementation
>in an FPGA (using vhdl). in order to simulate my state machine I need
>to feed a real ETHERNET packet to it (in order to see if the crc check
>is exeuted correctly etc.). I will realy appreciate to get a complete
>ETHERNET packet (all bytes from PREAMBLE to FCS) so I could insert it
>to my modelsim simulation.
>
>the format I'm expecting is as follows..
>
>[55][55][55]... -> .. [FCS3][FCS2][FCS1][FCS0]

You could use a network sniffer to capture a packet from your LAN.
This will not capture the preamble and is unlikely to capture the CRC.
You may get lucky though.
I just checked with Ethereal ( http://www.ethereal.com/ ) and it
didn't capture the CRC on my hardware :(

Or, you could ask on news:comp.dcom.lans.ethernet, where this question
would be on-topic.

Regards,
Allan.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: Ethernet packet.. - Moti Cohen - 2004-07-13 04:19:00

Allan Herriman
<a...@ctam.com.au.invalid> wrote in message
news:<2...@4ax.com>...
> On 12 Jul 2004 01:43:55 -0700, m...@terasync.net (Moti Cohen) wrote:
thnaks.. 
luckily, I found a program in the web that generates a complete ethernet packet.
This is the link if anyone needs a similar thing..

http://www.fpga4fun.com/10BASE-T2.html

Regards, Moti.

> 
> >Hy guys, I'm currently working on a 10/100 ETHERNET mac implementation
> >in an FPGA (using vhdl). in order to simulate my state machine I need
> >to feed a real ETHERNET packet to it (in order to see if the crc check
> >is exeuted correctly etc.). I will realy appreciate to get a complete
> >ETHERNET packet (all bytes from PREAMBLE to FCS) so I could insert it
> >to my modelsim simulation.
> >
> >the format I'm expecting is as follows..
> >
> >[55][55][55]... -> .. [FCS3][FCS2][FCS1][FCS0]
> 
> You could use a network sniffer to capture a packet from your LAN.
> This will not capture the preamble and is unlikely to capture the CRC.
> You may get lucky though.
> I just checked with Ethereal ( http://www.ethereal.com/ ) and it
> didn't capture the CRC on my hardware :(
> 
> Or, you could ask on news:comp.dcom.lans.ethernet, where this question
> would be on-topic.
> 
> Regards,
> Allan.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.