Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | vertex-II configuration architecture

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

vertex-II configuration architecture - sudarshan banerjee - 2004-08-12 12:58:00

I have a question about Virtex-II configuration
architecture. <br>
Any help/pointers would be greatly appreciated. <br>
Thanks, <br>
Sudarshan <br><br>problem: according to XAPP 151 (vertex config architecture
user's guide),  each CLB column in  Virtex has 48 frames <br>
So, XC2V2000   (56 rows 48 columns), should have at least <br>
48 * 48 =   2244 frames <br>
however, Virtex-II platform user's guide (v 1.8, page 309) <br>
says there are only 1456 frames. <br><br>So, it seems Virtex-II configuration
architecture is different <br>
from Virtex configuration architecture. <br>
Unfortunately I have so far not been able to locate any document specific to Virtex-II
configuration architecture



Re: vertex-II configuration architecture - John Williams - 2004-08-12 22:19:00

Hi Sudarshan,

sudarshan banerjee wrote:

> So, it seems Virtex-II configuration architecture is different
> from Virtex configuration architecture.
> Unfortunately I have so far not been able to locate any document 
> specific to Virtex-II configuration architecture

I think the Virtex2 Users Guide has a chapter dedicated to the 
configuration architecture.  It should give you all the equations and 
numbers about frames and so on.  Grab it from the Xilinx website.

Regards,

John
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.