Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II)

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) - Bruce - 2004-08-13 09:09:00

Hello,
at present I am working on an Infiniband implementation on a Virtex-II
Pro. As far as I know the build-in RocketIOs are fully compliant to
the Infiniband standard (beacon and variant CRC excluded). There are
two types of CRC, the invariant and the variant type. Although the
RocketIOs are able to calculate at least one type, i.e. the invariant
CRC, you cannot make use of it in this particular case. The reason for
this is that the invariant CRC is needed for the variant CRC type
which you have to handle yourself, anyway. Has anyone ever tried or
finished an Infiniband implementation inside the V2P/RocketIOs and
could share his experience with me? Or is there any example
implementation for the whole CRC calculation inside the FPGA fabric
available? I wonder how one could ever reach the typical 2.5 Gbit/s
Infiniband transmission rate when almost all functions must be handled
inside the FPGA fabric? Still some other questions: Could someone
please help me on the question how often the beacon signal should be
repeated before synchronisation is sufficiently established? And what
about the packet generation? There are several IBA packet structures.
If I assume a plain point-to-point connection it surely would not be
necessary to include all that global routing stuff inside the header.
So what would be the adequate format to use? The "local packet"
structure or maybe just "raw packets"? If someone got the slightest
clue, please post a write an email! Any answer is appreciated. Best
regards, Bruce

Keywords: FPGA, Xilinx, Virtex 2, Virtex2, Virtex-2, Virtex II,
VirtexII, Virtex-II, RocketIO, RocketI/O, RocketIOs, RocketI/Os,
Rocket IO, Rocket I/O, Rocket IOs, Rocket I/Os, Virtex2Pro,
VirtexIIPro, MGT, SerDes, Gigabit Transmission, Infiniband, Beacon
Signal, Synchronisation, Gbit, Gb, Gbit/s, Gbits, Gb/s, Gbs, P2P, IBA
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



Re: Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) - B. Joshua Rosen - 2004-08-13 14:57:00

On Fri, 13 Aug 2004 06:09:36 -0700, Bruce wrote:

> Hello,
> at present I am working on an Infiniband implementation on a Virtex-II
> Pro. As far as I know the build-in RocketIOs are fully compliant to
> the Infiniband standard (beacon and variant CRC excluded). There are
> two types of CRC, the invariant and the variant type. Although the
> RocketIOs are able to calculate at least one type, i.e. the invariant
> CRC, you cannot make use of it in this particular case. The reason for
> this is that the invariant CRC is needed for the variant CRC type
> which you have to handle yourself, anyway. Has anyone ever tried or
> finished an Infiniband implementation inside the V2P/RocketIOs and
> could share his experience with me? Or is there any example
> implementation for the whole CRC calculation inside the FPGA fabric
> available? I wonder how one could ever reach the typical 2.5 Gbit/s
> Infiniband transmission rate when almost all functions must be handled
> inside the FPGA fabric? Still some other questions: Could someone
> please help me on the question how often the beacon signal should be
> repeated before synchronisation is sufficiently established? And what
> about the packet generation? There are several IBA packet structures.
> If I assume a plain point-to-point connection it surely would not be
> necessary to include all that global routing stuff inside the header.
> So what would be the adequate format to use? The "local packet"
> structure or maybe just "raw packets"? If someone got the slightest
> clue, please post a write an email! Any answer is appreciated. Best
> regards, Bruce
> 
> Keywords: FPGA, Xilinx, Virtex 2, Virtex2, Virtex-2, Virtex II,
> VirtexII, Virtex-II, RocketIO, RocketI/O, RocketIOs, RocketI/Os,
> Rocket IO, Rocket I/O, Rocket IOs, Rocket I/Os, Virtex2Pro,
> VirtexIIPro, MGT, SerDes, Gigabit Transmission, Infiniband, Beacon
> Signal, Synchronisation, Gbit, Gb, Gbit/s, Gbits, Gb/s, Gbs, P2P, IBA

We have a 4X IBA core available that works with both Rocket IO and
external SerDes. 

http://www.polybus.com/ib_link_layer_website/


Re: Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) - Allan Herriman - 2004-08-15 23:26:00

On 13 Aug 2004 06:09:36 -0700,
b...@freenet.de (Bruce) wrote:

[snip]
>Or is there any example
>implementation for the whole CRC calculation inside the FPGA fabric
>available? I wonder how one could ever reach the typical 2.5 Gbit/s
>Infiniband transmission rate when almost all functions must be handled
>inside the FPGA fabric?

Hmmm.  I worked on designs last century that performed CRCs on
10Gbit/s data streams.  FPGAs have improved since then, perhaps
doubling in speed.  2.5Gbit/s sounds rather easy, assuming you know
the tricks.

I tried to summarise the high speed CRC tricks in this post:
http://groups.google.com/groups?threadm=u4ll7v0d9naejd0clk064e6u5baud8sdo4%404ax.com

Regards,
Allan.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.