Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | NIOS II Sim

There are 4 messages in this thread.

You are currently looking at messages 0 to 4.

NIOS II Sim - Jerry - 2004-08-19 21:09:00

I replaced my NIOS I with a NIOS II and did a
simulation. Hummm it seems
to take a lot more CPU time with a NIOS II. Has anyone else experienced
this?

ARRRRRGGGGGHHHHH
Jer


______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



Re: NIOS II Sim - Jon Beniston - 2004-08-20 04:31:00

"Jerry" <n...@nowhere.com>
wrote in message news:<1...@corp.supernews.com>...
> I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
> to take a lot more CPU time with a NIOS II. Has anyone else experienced
> this?

That's the price of progress...
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: NIOS II Sim - Jesse Kempa - 2004-08-20 12:46:00

"Jerry" <n...@nowhere.com>
wrote in message news:<1...@corp.supernews.com>...
> I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
> to take a lot more CPU time with a NIOS II. Has anyone else experienced
> this?
> 
> ARRRRRGGGGGHHHHH
> Jer

The wonderful thing about simulation is that it shows you what
happens, in detail, in your system for debugging purposes. Things like
processor cache initialization, SDRAM controller initialization, and
other things required to a get a processor-based system from power-up
to main() take a while.

That said we offer two things which you might be interested in if you
don't want to see every bit of detail:
- "Simulation" software libraries & crt0 code for use only with RTL
simulation (skips lengthy things like cache initlaization).
- The instruction set simulator.

Both of these are described in the Nios II SW Dev Handbook & AN333
(Simulating Nios II processor systems).

Jesse
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: NIOS II Sim - Jerry - 2004-08-20 18:43:00

"Jesse Kempa" <k...@yahoo.com> wrote in message
news:9...@posting.google.com...
> "Jerry" <n...@nowhere.com> wrote in message
news:<1...@corp.supernews.com>...
> > I replaced my NIOS I with a NIOS II and did a simulation. Hummm it seems
> > to take a lot more CPU time with a NIOS II. Has anyone else experienced
> > this?
> >
> > ARRRRRGGGGGHHHHH
> > Jer
>
> The wonderful thing about simulation is that it shows you what
> happens, in detail, in your system for debugging purposes. Things like
> processor cache initialization, SDRAM controller initialization, and
> other things required to a get a processor-based system from power-up
> to main() take a while.
>
> That said we offer two things which you might be interested in if you
> don't want to see every bit of detail:
> - "Simulation" software libraries & crt0 code for use only with RTL
> simulation (skips lengthy things like cache initlaization).
> - The instruction set simulator.
>
> Both of these are described in the Nios II SW Dev Handbook & AN333
> (Simulating Nios II processor systems).
>
> Jesse

Ok Jesse, come Monday I will look into these things you mention.

ARRRRRRGGGGGGHHHHHHH
Jer


______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.