Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | how can I simulate the vhdl and verilog mixed design in modelsim?
There are 3 messages in this thread.
You are currently looking at messages 0 to 3.
how can I simulate the vhdl and verilog mixed design in modelsim? - Jimmy - 2004-08-28 10:40:00
Hi, all ,
I am using ISE6.2 and modelsim5.8b. My design is composed of two
modules, one is VDHL design ,and the other is verilog design. Now I want to
combine them together in a top level file (in vhdl) and simulate the whole
design. Can I just instantiate the verilog design module with a compoenent
in the top file and write a testbench for the top file.
I have done this , but it fails when binding the verilog module
(rx_backend).
# ** Failure: Default binding had errors for entity 'rx_backend' on the
component declaration of line 220. See the compiler messages.
Could u give any idea on how to do the mixed vhdl and verilog design and
simulation?
Many thanks.
Jimmy
Re: how can I simulate the vhdl and verilog mixed design in modelsim? - Steven - 2004-08-30 07:32:00
following is the sim script from xapp134, which runs mixed v & V simulation. Nothing is special. You need compile all files before sim them. vlib work vmap work work vcom -93 brst_cntr.vhd vcom -93 cslt_cntr.vhd vcom -93 ki_cntr.vhd vcom -93 mti_pkg.vhd vcom -93 rcd_cntr.vhd vcom -93 ref_cntr.vhd vlog mt48lc1m16a1.v vcom -93 sdrmc_state.vhd vcom -93 sys_int.vhd vcom -93 sdrm_t.vhd vcom -93 sdrm.vhd vlog tb_sdrm.v vsim work.t_sdrm view signals structure wave source source verwave.do run 3000 ns Hope it will help. Steven Yu
Re: how can I simulate the vhdl and verilog mixed design in modelsim? - pablo aimar - 2004-08-30 13:18:00
"Jimmy" <m...@eee.hku.hk> wrote in message news:<cgq5hf$ebl$1...@sf280r.eee.hku.hk>... > Hi, all , > > I am using ISE6.2 and modelsim5.8b. My design is composed of two > modules, one is VDHL design ,and the other is verilog design. Now I want to > combine them together in a top level file (in vhdl) and simulate the whole > design. Can I just instantiate the verilog design module with a compoenent > in the top file and write a testbench for the top file. > I have done this , but it fails when binding the verilog module > (rx_backend). > # ** Failure: Default binding had errors for entity 'rx_backend' on the > component declaration of line 220. See the compiler messages. > Could u give any idea on how to do the mixed vhdl and verilog design and > simulation? > Many thanks. > > Jimmy ############## Hi, Earlier i had this problem but i have solved it. What you can do is first install vhdl version, then copy vhdl folder from C:\Modeltech_xe_starter\xilinx\vhdl to different location. Then uninstall the modelsim and again install this time for verilog, this time you have C:\Modeltech_xe_starter\xilinx\verilog Now copy the vhdl from previous location to this location C:\Modeltech_xe_starter\xilinx\ If you now open the modelsim you have both libraries(verilog and vhdl) and you can start mixed language simulation. Note: This applies only to Free Modelsim XE edition(xilinx). Regards rao