Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | JBits 3.0 and Virtex-II Pro
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
JBits 3.0 and Virtex-II Pro - Mahim Mishra - 2004-09-11 17:13:00
Hello all! I am using Xilinx Virtex-II Pro (XC2VP20 and XC2VP50) chips, and was wondering if I can use JBits 3.0 to manipulate the configuration bitstreams for these chips. It seems not, since the JBits "Device" class seems to only have defined constants for Virtex and Virtex-II chips. Has anyone done this before, or knows that it can be done? Thanks, Mahim______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: JBits 3.0 and Virtex-II Pro - Miguel Silva - 2004-09-13 06:49:00
Hi In theory it's possible to create a device class for for a Virtex II pro, just take an existing one for Virtex II and alter the constants. I think this is possible because all the components are equal they are just displayed in a different manner but you can only work with areas without PPC because there is no information to how the surroundings GRM work. So in conclusion i think it's possible to have limited support to Virtex II pro but some reverse engineering is needed. Miguel m...@yahoo.com (Mahim Mishra) wrote in message news:<7...@posting.google.com>... > Hello all! > > I am using Xilinx Virtex-II Pro (XC2VP20 and XC2VP50) chips, and was > wondering if I can use JBits 3.0 to manipulate the configuration > bitstreams for these chips. It seems not, since the JBits "Device" > class seems to only have defined constants for Virtex and Virtex-II > chips. Has anyone done this before, or knows that it can be done? > > Thanks, > Mahim