Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | JTAG Prog. and Power Requirments

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

JTAG Prog. and Power Requirments - Drew - 2004-09-13 12:53:00

Hello,

I am programming EPM3064ALC44-7 using JTAG-ByteBlaster. I will use the
exact circuit shown in Figure 2 of application note AN-95 from Altera
which describes connections to JTAG header and will also supply power
to device through, VCCIO and VCCINT pins (3.3 Volts).

However, I am trying to make a prototype board, which will only
program devices using JTAG header (might seem crazy, but this is
purely academic).

Question:
So, I need to know, how much current (Icc) is drawn by the device
while only programming it (through pins VCCIO, VCCINT and JTAG pins on
device), so that I can use a supply with minimum current requirement.

Thanks,
Drew
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.