Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Boot : Sram Problem
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
Boot : Sram Problem - Johann Waldherr - 2004-09-28 12:40:00
I am working on a Xilinx V2P4 FPGA design with an PLB EMC. I can execute programs from 16bit wide SRAM when they are downloaded with Xilinx's XMD. Now i wrote a bram bootstrap loader that copies a fw image from flash into sram and then jumps to it. the STRANGE thing is that this jump most often does not work at all. the powerpc stalls at location 0xffff0700. a jump instruction seems to cause the problem. has anybody ideas how to solve our problem? how can we detect the source problem? regards -hans______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
