Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Help on test RocketIO loopback


There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Help on test RocketIO loopback - Jin Cheng - 2004-10-05 01:44:00

Hi,

We have a VirtexPro40 on a PCI-Express board. Right now we want to
write some
rtl to test the RocketIO inside of the FPGA. Since I am new to this
area, can anyone suggest some plan for testing. we have eight LED
connected to the FPGA.

Thanks.

Jin