Sign in

Search Comp.Arch.FPGA

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSP

Embedded Systems

Electronics

Comp.Arch.FPGA | OPB in Verilog

Advertisement

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

OPB in Verilog - Andres Calderon - 2004-10-26 09:55:00

Somebody can send an example, document or advice
to help me in the
verilog implementation of a OPB module (EDK 6.2)

thanks,

-- Andres

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: OPB in Verilog - John Williams - 2004-10-26 19:16:00

Hi Andres,

Andres Calderon wrote:
> Somebody can send an example, document or advice to help me in the
> verilog implementation of a OPB module (EDK 6.2)

The opb_hwicap core in EDK6.2 is written in Verilog.

/path/to/edk/hw/XilinxProcessorLib/pcores/opb_hwicap/...

Regards,

John