Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | 100MHz Microblaze and 50 MHz OPB
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
100MHz Microblaze and 50 MHz OPB - Julien - 2004-12-09 03:43:00
Hello all, i have a hard time to route my Microblaze sucessfully at 100 MHz (virtex2 xc2v3000 -5). it seems the limiting point is linked to the OPB, because i have 2 masters (dopb + iopb) and many peripherals. here is my question : is it possible to clock Microblaze with a 100 MHz clock while having the OPB and its peripherals runnning with a 50 MHz clock ? has this configuration ever been tested by someone here ? thank you, Julien.______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
