Sign in

Search Comp.Arch.FPGA

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSP

Embedded Systems

Electronics

Comp.Arch.FPGA | Using EDK libraries in ISE

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Using EDK libraries in ISE - Harish - 2004-12-23 20:40:00

Hello all,

How can we simulate the EDK IP cores in ISE? I created a new project in
ISE and copied the vhdl files that comes with EDK onto a new file and
tried to synthesize it. However the synthesis failed as the library
referred to in the design was not seen by ISE. I'm trying to synthesize
an OPB ZBT controller. Can anyone tell me how to overcome this?

Thanks

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.