Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Jitter calculation for RocketIO reference clock

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Jitter calculation for RocketIO reference clock - jean-francois hasson - 2005-03-03 14:39:00

Hi,

I am presently working on a design involving a RocketIO in a Virtex II 
Pro. I am looking at reference clocks for the PLL of the RocketIO 
meeting among other things the jitter requirement related to the serial 
link frequency. I am wondering how to combine deterministic jitter and 
random jitter parameters of the oscillator. Is the total jitter the rms 
value of the two parameters or do I need to add the maximums of each 
parameter ? Doesn't the answer depend on the device receiving the clock 
and therefore the way it deals with jitter ?

Thanks,

JF
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.