Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Maximum LVDS-rate of Spartan 3E

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Maximum LVDS-rate of Spartan 3E - Thomas Entner - 2005-03-11 16:09:00

Does anybody know the maximum LVDS-rate of
Spartan 3E? I did not find 
anything in the datasheets, while the Spartan-3 datasheets says 622 Mb/s IO 
transfer-rate (I think this is valid for LVDS).

As we know our friends at X & A, when a nice high number gets quietly 
removed from the feature-list on the front page of the data-sheet, there is 
a reason for it... Or was I maybe just blind?

Regards,

Thomas

www.entner-electronics.com