Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | About the usb access in board ML310!

There are 4 messages in this thread.

You are currently looking at messages 0 to 4.

About the usb access in board ML310! - more - 2005-03-18 02:59:00

Hello
      I am doing my thesis on Xilinx ML310 board. My target is t
realise the real-time image processing. First I have to find the por
where I can input the captured data. I am going to use the usb port o
MD1535D+ south bridge. To access this south bridge I need to acces
the PCI bus since it is connected to the PCI. I have installed th
PCI v3.0 logicore but when I create a project, I can't find this PC
v3.0 logicore to add into my project. Does anyone know how to acces
this PCI v3.0 logicore?
       Much appreciate for your kindly help




Re: About the usb access in board ML310! - Wing Fong Wong - 2005-03-18 03:25:00

more
<f...@hotmail-dot-com.no-spam.invalid> wrote:
> Hello,
> 
>      I am doing my thesis on Xilinx ML310 board. My target is to
> realise the real-time image processing. First I have to find the port
> where I can input the captured data. I am going to use the usb port on
> MD1535D+ south bridge. To access this south bridge I need to access
> the PCI bus since it is connected to the PCI. I have installed the
> PCI v3.0 logicore but when I create a project, I can't find this PCI
> v3.0 logicore to add into my project. Does anyone know how to access
> this PCI v3.0 logicore? 
> 
>       Much appreciate for your kindly help!
> 


Hey, I doing pretty much the same thing, image processing on the ML310!
Unlike you, I decided to use the personality module connectors. The 
connectors appear to connect directly to the FPGA. Its simpler 
to use that than USB, unless of course your data source is being streamed 
via USB then its a whole different story.

As a side not does anyone know where I can get Tyco's Z-Dok connectors 
that are used in the ML310? I need the recepticals.

-- 

Wing Wong.

Re: About the usb access in board ML310! - Peter Ryser - 2005-03-20 13:50:00

The USB ports on the ML310 board are enabled when
running the Linux demo 
  on the CompactFlash card. You can find information on how to build 
your own Linux system by visiting the ML310 web page at 
http://www.xilinx.com/ml310 and 
http://www.xilinx.com/products/boards/ml310/current/index.html.

XAPP765 is also a good starting point for Embedded Linux on Virtex-II 
Pro (and Virtex-4 FX), see http://www.xilinx.com/bvdocs/appnotes/xapp765.pdf

Using the USB ports from standalone software is much more challenging as 
you would have to write device drivers for the ALi south bridge as well 
as code for the USB stack.

- Peter

more wrote:
> Hello,
> 
>       I am doing my thesis on Xilinx ML310 board. My target is to
> realise the real-time image processing. First I have to find the port
> where I can input the captured data. I am going to use the usb port on
> MD1535D+ south bridge. To access this south bridge I need to access
> the PCI bus since it is connected to the PCI. I have installed the
> PCI v3.0 logicore but when I create a project, I can't find this PCI
> v3.0 logicore to add into my project. Does anyone know how to access
> this PCI v3.0 logicore? 
> 
>        Much appreciate for your kindly help!
> 

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Thanks a lot! - more - 2005-03-25 03:01:00

Hello
   Thank you very much for your replies
   I used the board in standalone mode before, so it was really reall
difficult to configure the usb. So now I use the Linux operatin
system. In that way I have to install the drivers for the usb webca
and the vedio card, then I have to recompile the kernel, which is to
complex. So I give up this proposal and try to use the ethernet t
transfer and receive the data. I hope it would be easier
  :

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.