Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Warning appeared while inferring SRAM on xilinx Virtex-E by synplify 7.3.1
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
Warning appeared while inferring SRAM on xilinx Virtex-E by synplify 7.3.1 - boku0712@gmail.com - 2005-04-27 01:09:00
Dear all,
While I tried to infer SRAM in synplify7.3. It came out the
following warning. Though I see the log and 7.1 did gen the SRAM by
Block RAM. I wonder if there's any answer or solution to this warning.
Thank you very much!~
@W: Could not implement Block RAM. Is the read address registered using
the same clock as the RAM?
______________________________Join the blogging team on FPGARelated.com and earn rewards! Details Here.
