Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Altera SDRam ip core

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Altera SDRam ip core - Nick - 2005-05-05 06:03:00

Hello,

I interface my Cyclone with a micron SDRam using the Altera SDR SDRAM
Controller but it seems that there is something very wrong in what I
do.

When I send a write command to the controller, what I get on the
output using SignalTap is the write command issued to the SDRAM, but
only 2 clocks later come the data. So the first two word I read are
wrong, and the last two I write are lost.

I think the configuration of the controller and the sdram is right, it
runs at 50 MHz with a CAS of 2 (since it seems from the doc that the
controller cannot do 1)

If you have any idea ...

Thanks
Nick