Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Nios Stratix

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Nios Stratix - Benoit - 2005-06-07 12:19:00

Hi,

I'm trying to use a NIOS Kit Eval Board (Stratix10).

I would like to do a small application :
=> incr a counter value in FPGA (VHDH code)
=> convert this value Hex to Dec in FPGA (C code)
=> use NIOS (UART) to display this Dec value in IHM (SOPC, Hyperterm, ...)

I'm searching samples. Could you help me ?.
Thanks in advance.

    Benoit.