Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | why my SDRAM test failed in EDK7.1i?
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
why my SDRAM test failed in EDK7.1i? - ARRON - 2005-06-08 03:09:00
I have built a new project with two SDRAM(each 32M) in EDK7.1i,and used the original memory test program,i find the first SDRAM test is successful,BUT the second SDRAM test has failed,Why?What is wrong with it? Any advice is appreciated!!!
