Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Has anybody run Virtex-4 FPGAs at 300MHz+ interface speed?

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

Has anybody run Virtex-4 FPGAs at 300MHz+ interface speed? - azam - 2005-07-06 18:35:00

I was trying to determine the max frequency that
can be clocked thru
the Virtex-4 FPGA pins. While referring the Virtex-4 User Guide the (DC
and Switching characteristics) Section of the book has blank columns.
Although the Virtex-4 FPGA Handbook mentions the capabiltiy to meet
different I/O standards, I was wondering has anyone been able to
exercise the I/Os of the Virtex Family above 300MHz.

Thanks
-Azam



Re: Has anybody run Virtex-4 FPGAs at 300MHz+ interface speed? - Jim Wu - 2005-07-07 09:32:00

Which speed grade? You may want to check the
latest user guide and data
sheet.

HTH,
Jim

"azam" <a...@gmail.com> wrote in message
news:1...@o13g2000cwo.googlegroups.com...
> I was trying to determine the max frequency that can be clocked thru
> the Virtex-4 FPGA pins. While referring the Virtex-4 User Guide the (DC
> and Switching characteristics) Section of the book has blank columns.
> Although the Virtex-4 FPGA Handbook mentions the capabiltiy to meet
> different I/O standards, I was wondering has anyone been able to
> exercise the I/Os of the Virtex Family above 300MHz.
>
> Thanks
> -Azam
>
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: Has anybody run Virtex-4 FPGAs at 300MHz+ interface speed? - Austin Lesea - 2005-07-07 13:18:00

Azam,

There are demo pcb's I have seen for 333MHz DDR SDRAM.

Austin

azam wrote:

> I was trying to determine the max frequency that can be clocked thru
> the Virtex-4 FPGA pins. While referring the Virtex-4 User Guide the (DC
> and Switching characteristics) Section of the book has blank columns.
> Although the Virtex-4 FPGA Handbook mentions the capabiltiy to meet
> different I/O standards, I was wondering has anyone been able to
> exercise the I/Os of the Virtex Family above 300MHz.
> 
> Thanks
> -Azam
>