Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Implement a JTAG controller in an FPGA


There are 4 messages in this thread.

You are currently looking at messages 0 to 4.

Implement a JTAG controller in an FPGA - irish - 2005-07-13 11:06:00

Anyone done a JTAG controller in VHDL or Verilog?

I want to use an FPGA to program another JTAG device.

Cheers,

Irish
______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.



Re: Implement a JTAG controller in an FPGA - Antti Lukats - 2005-07-13 11:18:00

"irish" <d...@hotmail.com> schrieb im Newsbeitrag
news:1...@o13g2000cwo.googlegroups.com...
> Anyone done a JTAG controller in VHDL or Verilog?
>
> I want to use an FPGA to program another JTAG device.
>
> Cheers,
>
> Irish

sure, but well its 'application dependant' in most cases.

if you have a softcore cpu, then TAP master is in simplest form 4 bit wide
GPIO port and all the rest is software.

without specifics its not possible to help you to choose the solution

some sort of TAP master is in somewhere in product support zip files in the
www.mesanet.com but its not useable standalone, and when you already have a
procesor and speed is not so critical you can just use bit bang GPIO, so
there would be no need for the TAP master in hardware

Antti
______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.

Re: Implement a JTAG controller in an FPGA - Luc - 2005-07-13 16:24:00

As far as I remember, Lattice has a reference design on multiple
boundary scan port linker, see
http://www.latticesemi.com/products/devtools/ip/refdesigns/index.cfm

I think this can be used to program other devices through one
centralised device. Please correct me if I'm wrong.

Luc

On 13 Jul 2005 08:06:24 -0700, "irish" <d...@hotmail.com>
wrote:

>Anyone done a JTAG controller in VHDL or Verilog?
>
>I want to use an FPGA to program another JTAG device.
>
>Cheers,
>
>Irish

Re: Implement a JTAG controller in an FPGA - Antti Lukats - 2005-07-13 16:51:00

"Luc" <l...@pandora.be> schrieb im Newsbeitrag
news:a...@4ax.com...
> As far as I remember, Lattice has a reference design on multiple
> boundary scan port linker, see
> http://www.latticesemi.com/products/devtools/ip/refdesigns/index.cfm
>
> I think this can be used to program other devices through one
> centralised device. Please correct me if I'm wrong.
>
> Luc
>
> On 13 Jul 2005 08:06:24 -0700, "irish" <d...@hotmail.com>
> wrote:
>
> >Anyone done a JTAG controller in VHDL or Verilog?
> >
> >I want to use an FPGA to program another JTAG device.
> >
> >Cheers,
> >
> >Irish
>

there are only JEDEC files for the those boundary scan linker designs, not
much useful at all

and I think OP was not looking for this type of thing but TAP master

Antti
______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.