Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Using two PowerPCs

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Using two PowerPCs - Frank van Eijkelenburg - 2005-09-19 03:29:00

Hi,

I want to use both PPC systems in a Virtex 4 device. Both have their own 
memory (physically). And the easiest way to work is to handle both 
devices seperatly. My question is: is this possible? Or will I get 
problems with JTAG for example. Is it allowed to have two different EDK 
projects or do I have to make one project with both processors? If I 
have two seperate processors, can I still debug through JTAG and GDB. 
And how does the jtag chain looks like in each project?

Thanks in advance,
Frank
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.