Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | stratix fpga pll
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
stratix fpga pll - ebi - 2005-10-11 12:16:00
hi all dears, i am new to altera stratix fpgas i want to know more about plls in the altera FPGA and how can i produce a clock for my program with plls? thanks bye______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.
Re: stratix fpga pll - Rob - 2005-10-11 21:53:00
Try opening up the datasheet and look under the section about PLL's. You can also pick up some app notes from Altera's website. Altera has MegaWizard function for their PLL's, called altpll. Have fun. "ebi" <s...@yahoo-dot-com.no-spam.invalid> wrote in message news:O...@giganews.com... > hi all dears, > i am new to altera stratix fpgas > i want to know more about plls in the altera FPGA and how can i > produce a clock for my program with plls? > thanks > bye >______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.