Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | FPGA Reconfiguration : Virtex-4 Frames
There are 5 messages in this thread.
You are currently looking at messages 0 to 5.
FPGA Reconfiguration : Virtex-4 Frames - Andreas Nett - 2005-11-18 04:12:00
Hello everybody, I'm working on dynamic partial reconfiguration of Xilinx Virtex-II FPGAs. In all Virtex-Device-Families the smallest (re-)configurable unit is a FRAME. I know that in Virtex and Virtex-II, these Frames are running from the top of the device to the bottom. This means that during reconfiguration of a module in the center of the device, no signals can get from the left side to the right side. I heard that in Virtex-4, frames didn't go from the top of the device to the bottom but, that there were upper and a lower frames which could also be addressed separately. This would be helpful, concerning the problem described above. Unfortunately I didn't find any information on this topic in the Xilinx Data Sheets. Now, my question is: Are there upper and lower frames in a Virtex-4? Or do Virtex-4 frames look like the frames in Virtex and Virtex-II? Thanks in advance Andreas______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: FPGA Reconfiguration : Virtex-4 Frames - Stephane - 2005-11-18 04:28:00
Andreas Nett wrote: > Hello everybody, > > I'm working on dynamic partial reconfiguration of Xilinx Virtex-II FPGAs. In all Virtex-Device-Families the smallest (re-)configurable unit is a FRAME. I know that in Virtex and Virtex-II, these Frames are running from the top of the device to the bottom. This means that during reconfiguration of a module in the center of the device, no signals can get from the left side to the right side. > > I heard that in Virtex-4, frames didn't go from the top of the device to the bottom but, that there were upper and a lower frames which could also be addressed separately. This would be helpful, concerning the problem described above. Unfortunately I didn't find any information on this topic in the Xilinx Data Sheets. > > Now, my question is: Are there upper and lower frames in a Virtex-4? Or do Virtex-4 frames look like the frames in Virtex and Virtex-II? > > Thanks in advance Andreas The height that a frame covers is a clock region, and the number of regions depends of your V4 size. You'll find additional infos on the dedicated mailing list: http://www.itee.uq.edu.au/~listarch/partial-reconfig/ Don't loose time with the tools: it is said that ISE 8.1i will address this issue with V4, but yet I've seen no date of availability. Anyone?
Re: FPGA Reconfiguration : Virtex-4 Frames - Austin Lesea - 2005-11-18 10:35:00
http://direct.xilinx.com/bvdocs/userguides/ug071.pdf page 69 (1312 bits, of which 12 are the FRAME_ECC syndrome), and continuing and http://direct.xilinx.com/bvdocs/appnotes/xapp714.pdf So a larger device has a number of vertical frames (not just two). Austin Andreas Nett wrote: > Hello everybody, > > I'm working on dynamic partial reconfiguration of Xilinx Virtex-II FPGAs. In all Virtex-Device-Families the smallest (re-)configurable unit is a FRAME. I know that in Virtex and Virtex-II, these Frames are running from the top of the device to the bottom. This means that during reconfiguration of a module in the center of the device, no signals can get from the left side to the right side. > > I heard that in Virtex-4, frames didn't go from the top of the device to the bottom but, that there were upper and a lower frames which could also be addressed separately. This would be helpful, concerning the problem described above. Unfortunately I didn't find any information on this topic in the Xilinx Data Sheets. > > Now, my question is: Are there upper and lower frames in a Virtex-4? Or do Virtex-4 frames look like the frames in Virtex and Virtex-II? > > Thanks in advance Andreas______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: FPGA Reconfiguration : Virtex-4 Frames - Stephane - 2005-11-18 11:28:00
Hi Austin, when are we to expect 8.1i ? BR Austin Lesea wrote: > http://direct.xilinx.com/bvdocs/userguides/ug071.pdf > > page 69 (1312 bits, of which 12 are the FRAME_ECC syndrome), and continuing > > and > > http://direct.xilinx.com/bvdocs/appnotes/xapp714.pdf > > So a larger device has a number of vertical frames (not just two). > > Austin > > Andreas Nett wrote: > >> Hello everybody, >> >> I'm working on dynamic partial reconfiguration of Xilinx Virtex-II >> FPGAs. In all Virtex-Device-Families the smallest (re-)configurable >> unit is a FRAME. I know that in Virtex and Virtex-II, these Frames are >> running from the top of the device to the bottom. This means that >> during reconfiguration of a module in the center of the device, no >> signals can get from the left side to the right side. >> >> I heard that in Virtex-4, frames didn't go from the top of the device >> to the bottom but, that there were upper and a lower frames which >> could also be addressed separately. This would be helpful, concerning >> the problem described above. Unfortunately I didn't find any >> information on this topic in the Xilinx Data Sheets. >> >> Now, my question is: Are there upper and lower frames in a Virtex-4? >> Or do Virtex-4 frames look like the frames in Virtex and Virtex-II? >> >> Thanks in advance Andreas
Re: FPGA Reconfiguration : Virtex-4 Frames - Austin Lesea - 2005-11-18 12:24:00
Stephane, http://www.xilinx.com/cgi-bin/power_tool/power_Virtex4 is a new version of the web power tool, but for the full ISE 8.1i, I think that is still yet to be announced ... soon. Austin Stephane wrote: > Hi Austin, > > when are we to expect 8.1i ? > > BR > > Austin Lesea wrote: > >> http://direct.xilinx.com/bvdocs/userguides/ug071.pdf >> >> page 69 (1312 bits, of which 12 are the FRAME_ECC syndrome), and >> continuing >> >> and >> >> http://direct.xilinx.com/bvdocs/appnotes/xapp714.pdf >> >> So a larger device has a number of vertical frames (not just two). >> >> Austin >> >> Andreas Nett wrote: >> >>> Hello everybody, >>> >>> I'm working on dynamic partial reconfiguration of Xilinx Virtex-II >>> FPGAs. In all Virtex-Device-Families the smallest (re-)configurable >>> unit is a FRAME. I know that in Virtex and Virtex-II, these Frames >>> are running from the top of the device to the bottom. This means that >>> during reconfiguration of a module in the center of the device, no >>> signals can get from the left side to the right side. >>> >>> I heard that in Virtex-4, frames didn't go from the top of the device >>> to the bottom but, that there were upper and a lower frames which >>> could also be addressed separately. This would be helpful, concerning >>> the problem described above. Unfortunately I didn't find any >>> information on this topic in the Xilinx Data Sheets. >>> >>> Now, my question is: Are there upper and lower frames in a Virtex-4? >>> Or do Virtex-4 frames look like the frames in Virtex and Virtex-II? >>> >>> Thanks in advance Andreas______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.