Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | nios II stratix II handling interrrupts from uController

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

nios II stratix II handling interrrupts from uController - badari - 2006-02-07 02:04:00

hi all! I'm using NiosII with StratixII. i wanted
to get interrupts
from a micro controller of 7.393MHz Oscillator which generates half the
oscillator clock. Nios works at 50Mhz. so what modification i need to
do on nios
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



Re: nios II stratix II handling interrrupts from uController - avishay - 2006-02-07 06:38:00

To be on the safe side, sample the interrupt
request with a D flip-flop
clocked by the Nios' clock, and connect the output to the Nios'
interrupt line.

Avishay
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: nios II stratix II handling interrrupts from uController - badari - 2006-02-07 07:05:00

by doing that can i b able to get regular pattern
interrupts. i.e i
want to get a sequence of interrupts with some delay.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.