Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | XML for VHDL documention and structural description of Hardware SoC

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

XML for VHDL documention and structural description of Hardware SoC - Amontec Team - 2003-07-11 10:29:00

Hi VHDL GNU men,

Amontec is interested to build an auto-documentation of our VHDL 
libraries, cell-by-cell.

The documentation will stay basic, like :
general description
port description
generic description
implementation description
license description
note description

The goal is to do a interface documentation for the end-user.

Now, we know the power of XML for this kind of documentation.
The advantage of XML is the structural view like VHDL. Having a VHDL 
library documented in a XML format, we will be able to describe the 
hardware of a SoC very quickly, and to ask XML to re-generate a VHDL 
concatenated file of our XML description ... oopps)

The start-point will becomes the end-point (VHDL bottom-up design to XML 
up-down design)

I will be interested if some VHDL men have a VHDL to XML parser, 
thinking documentation only.

Or is that better to do a parser to correct my VHDL libraries inserting 
directly the XML format in the vhdl comment.

Let me know if some are interested to work with Amontec on this JOB.

Laurent Gauch
Amontec Team Manager
www.amontec.com

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.