There are 6 messages in this thread.
You are currently looking at messages 0 to 6.
Hi, I encounter a serious problem with xst when I try to synthesize a design. The design consists of several components that synthesize fine for themselves. However when I want to synthesize the top entity, that only plugs the simple components together, xst fails during the low level synthesis without giving me any reason WHY synthesis failed. It's the same for ISE 6.3, 7.1 and 8.1. Is there a way to find out why xst fails, something like a debug or verbose mode? Or has anyone an idea how to isolate the problem? Thanks in advance! Matthias______________________________
Please contact support.xilinx.com and start a webcase______________________________
young schrieb: > There must be some error message.Can you display them? Actually there is none. Just "XST failed".
Matthias Alles wrote: > has anyone an idea how to isolate the problem? How about connecting one module at a time and synthesize it? That way, you will know which module causes the problem. Hendra
XST can fail that way if output files are read-only (XST can't overwrite them). On Mon, 27 Feb 2006 09:23:00 +0100, Matthias Alles <a...@rhrk.uni-kl.de> wrote: >Hi, > >I encounter a serious problem with xst when I try to synthesize a >design. The design consists of several components that synthesize fine >for themselves. However when I want to synthesize the top entity, that >only plugs the simple components together, xst fails during the low >level synthesis without giving me any reason WHY synthesis failed. >It's the same for ISE 6.3, 7.1 and 8.1. >Is there a way to find out why xst fails, something like a debug or >verbose mode? Or has anyone an idea how to isolate the problem? > >Thanks in advance! >Matthias______________________________