Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | problem with ISE versions
There are 6 messages in this thread.
You are currently looking at messages 0 to 6.
problem with ISE versions - nezhate - 2006-03-01 12:31:00
Hi all, I want to use a small cricuit (written in verilog and was designed using ISE 3) in an other project using ISE 8.1. the problem is that under ISE 3 the circuit worked perfectly, and under ISE 8.1 the is an error. why this occur ?
Re: problem with ISE versions - Gabor - 2006-03-01 14:27:00
nezhate wrote: > Hi all, I want to use a small cricuit (written in verilog and was > designed using ISE 3) in an other project using ISE 8.1. the problem is > that under ISE 3 the circuit worked perfectly, and under ISE 8.1 the is > an error. why this occur ? Was the error in the operation of the circuit or in synthesizing the circuit. I've noticed that in 8.1i leaving output ports undriven results in an error when you get to BitGen, while in 6.1i and earlier these nets were just ripped out of the design in mapping.
Re: problem with ISE versions - Jim Granville - 2006-03-01 14:55:00
Gabor wrote: > nezhate wrote: > >>Hi all, I want to use a small cricuit (written in verilog and was >>designed using ISE 3) in an other project using ISE 8.1. the problem is >>that under ISE 3 the circuit worked perfectly, and under ISE 8.1 the is >>an error. why this occur ? > > > Was the error in the operation of the circuit or in synthesizing the > circuit. > > I've noticed that in 8.1i leaving output ports undriven results in an > error > when you get to BitGen, while in 6.1i and earlier these nets were just > ripped out of the design in mapping. Have you mentioned that to Xilinx ? - just in case their "extensive regression testing" missed this. Sounds like yet another oops, that needs fixing... -jg______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: problem with ISE versions - 2006-03-01 18:37:00
"nezhate" <m...@gmail.com> writes: > Hi all, I want to use a small cricuit (written in verilog and was > designed using ISE 3) in an other project using ISE 8.1. the problem is > that under ISE 3 the circuit worked perfectly, and under ISE 8.1 the is > an error. why this occur ? Probably because you're not rubbing together a regurgitative purwell and a supramitive wennelsprock. You might get better results after reading: http://www.catb.org/~esr/faqs/smart-questions.html______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: problem with ISE versions - Aurelian Lazarut - 2006-03-02 10:59:00
Can you post the error, so we can take a look ? Aurash nezhate wrote: > Hi all, I want to use a small cricuit (written in verilog and was > designed using ISE 3) in an other project using ISE 8.1. the problem is > that under ISE 3 the circuit worked perfectly, and under ISE 8.1 the is > an error. why this occur ? >______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: problem with ISE versions - james - 2006-03-03 10:08:00
On 01 Mar 2006 15:37:30 -0800, Eric Smith <e...@brouhaha.com> wrote: >+<"nezhate" <m...@gmail.com> writes: >+<> Hi all, I want to use a small cricuit (written in verilog and was >+<> designed using ISE 3) in an other project using ISE 8.1. the problem is >+<> that under ISE 3 the circuit worked perfectly, and under ISE 8.1 the is >+<> an error. why this occur ? >+< >+<Probably because you're not rubbing together a regurgitative purwell and >+<a supramitive wennelsprock. >+< >+<You might get better results after reading: >+< >+< http://www.catb.org/~esr/faqs/smart-questions.html ***** Oh no the net police!!! james