Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | JTAG program failed

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

JTAG program failed - mughat - 2006-03-31 05:43:00

I have problems programming my EEPROM through
JTAG. Most of the times it 
fails but I have succeeded once.
When programming the FPGA directly it works all the time.

I am using JTAG Cable Model IJC-2 from Insight
The EEPROM is a Xilinx XCF08P
The FPGA is a Xilinx Spartan 3 1500K gates

What can i try to correct this problem?
Is it possible to turn down the speed of the JTAG clock?

Thanks
Andreas Beier 





Re: JTAG program failed - John Adair - 2006-03-31 06:11:00

Andreas

I don't know the cable specifically but I am guessing you have a Parallel 
Cable III lookalike. These sorts of cable can sometimes be upset by a lowish 
programming head voltage or long cable runs.

Is your target board the one that came with the cable? If not you may need 
to look at voltages and routing on the board.

Have you extended the cable or using a laptop? Laptops sometimes have poorer 
drive on parallel ports and long cable lengths cause issues too.

Impact can change clocking rates but usually Parallel III cables will be 
running at the lowest rate anyway.

John Adair
Enterpoint Ltd. - Home of Raggedstone1. The 75€ Spartan-3 Development Board.
http://www.enterpoint.co.uk



"mughat" <m...@gmail.com> wrote in message 
news:e0j15e$rqn$1...@news.net.uni-c.dk...
>I have problems programming my EEPROM through JTAG. Most of the times it 
>fails but I have succeeded once.
> When programming the FPGA directly it works all the time.
>
> I am using JTAG Cable Model IJC-2 from Insight
> The EEPROM is a Xilinx XCF08P
> The FPGA is a Xilinx Spartan 3 1500K gates
>
> What can i try to correct this problem?
> Is it possible to turn down the speed of the JTAG clock?
>
> Thanks
> Andreas Beier
>