Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | max lvds IO speed on V2Pro
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
max lvds IO speed on V2Pro - sjulhes - 2006-04-05 01:53:00
Hi, We have to interface a V2Pro with a DSP's communication ports which have LVDS links up to 500Mhz ( taken from datasheet ). We have some experience on V2Pro LVDS I/O but at slow speed and we are wondering what speed we will be able to reach with this LVDS DSP link. DSP and FPGA are on the same board at a reasonnable distance ( something like 10-15 cm ). Does someone has a feedback on V2P high speed LVDS IO implementation ? Are there special tips to use ? Any link is welcomed. Thanks for your help. Stephane.______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: max lvds IO speed on V2Pro - Austin Lesea - 2006-04-05 10:46:00
Stephane, http://direct.xilinx.com/bvdocs/appnotes/xapp265.pdf Is the applicable note for VII/VII Pro family. Austin sjulhes wrote: > Hi, > > We have to interface a V2Pro with a DSP's communication ports which have > LVDS links up to 500Mhz ( taken from datasheet ). > > We have some experience on V2Pro LVDS I/O but at slow speed and we are > wondering what speed we will be able to reach with this LVDS DSP link. > > DSP and FPGA are on the same board at a reasonnable distance ( something > like 10-15 cm ). > > Does someone has a feedback on V2P high speed LVDS IO implementation ? > Are there special tips to use ? > > Any link is welcomed. > > Thanks for your help. > > Stephane. > >______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.