Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Tcl used in Modelsim?

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

Tcl used in Modelsim? - Davy - 2006-04-21 22:34:00

Hi all,

I am new to Modelsim and always use GUI to do all the work.

I heard that we can use Tcl to control Modelsim to compile and run a
batch of work, is there any example available?

BTW, I use Verilog.

Any suggestions will be appreciated!
Davy




Re: Tcl used in Modelsim? - Hans - 2006-04-22 05:34:00

Yes, look in the user manual and command
reference :-)

Simple batch file:

vlib work
vlog design.v
vsim -c work.design_testbench -do "run -all; quit"

You can use Tcl in Modelsim PE, and TCL/TK in SE/Questa. You can still use 
TK in PE but you need to write a standalone TK GUI and use files/sockets to 
communicate.

Hans.
www.ht-lab.com

"Davy" <z...@gmail.com> wrote in message 
news:1...@i40g2000cwc.googlegroups.com...
> Hi all,
>
> I am new to Modelsim and always use GUI to do all the work.
>
> I heard that we can use Tcl to control Modelsim to compile and run a
> batch of work, is there any example available?
>
> BTW, I use Verilog.
>
> Any suggestions will be appreciated!
> Davy
>