Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Problem with DCM simulation models

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

Problem with DCM simulation models - =?iso-8859-1?B?R2FMYUt0SWtVc5k=?= - 2006-05-02 08:33:00

Hi all, I have the following problem:
I have a Virtex-4 Board (ML403). The Virtex-4 is ES. To use the DCM I
have to add the following line to the UCF file : CONFIG STEPPING =
"ES";
The problem is that if I do this the simulation doesn't work (the DCM
never locks).

Cheers



Re: Problem with DCM simulation models - 2006-06-12 13:03:00

This is a multipart message in MIME format.
--=_alternative 005E3E9C8525718B_=
Content-Type: text/plain; charset="US-ASCII"

Try setting your simulation resolution to ps vice ns.
--=_alternative 005E3E9C8525718B_=
Content-Type: text/html; charset="US-ASCII"


<br><font size=2 face="sans-serif">Try setting your simulation
resolution
to ps vice ns.</font>
--=_alternative 005E3E9C8525718B_=--