Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Ethernet Snooping in the FPGA

There are 5 messages in this thread.

You are currently looking at messages 0 to 5.

Ethernet Snooping in the FPGA - pinku - 2006-06-01 11:43:00

Hello,
I need to snooping the ethernet data so that corresponding data is send
to corresponding link. I mean one input and two output link (Ethernet).
So only way to implement is to buffer the whole ethernet packet and
look for the VLAN address and send it to the corresponding path?Is
there any other way ? This all need to be implemented in FPGA.

Any help will be great appreciated.
Thanks and regards
Praveen
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



Re: Ethernet Snooping in the FPGA - 2006-06-01 11:45:00

In comp.arch.fpga pinku
<p...@gmail.com> wrote:
>Hello,
>I need to snooping the ethernet data so that corresponding data is send
>to corresponding link. I mean one input and two output link (Ethernet).
>So only way to implement is to buffer the whole ethernet packet and
>look for the VLAN address and send it to the corresponding path?Is
>there any other way ? This all need to be implemented in FPGA.

100 Mbps _hubs_ comes to mind. They will output the same data to all ports..
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: Ethernet Snooping in the FPGA - Aurelian Lazarut - 2006-06-01 12:42:00

p...@spamnuke.ludd.luthdelete.se.invalid
wrote:
> In comp.arch.fpga pinku <p...@gmail.com> wrote:
> 
>>Hello,
>>I need to snooping the ethernet data so that corresponding data is send
>>to corresponding link. I mean one input and two output link (Ethernet).
>>So only way to implement is to buffer the whole ethernet packet and
>>look for the VLAN address and send it to the corresponding path?Is
>>there any other way ? This all need to be implemented in FPGA.
> 
> 
> 100 Mbps _hubs_ comes to mind. They will output the same data to all ports..
> 

I think he wants to say VLAN router
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: Ethernet Snooping in the FPGA - 2006-06-01 14:00:00

In comp.arch.fpga Aurelian Lazarut
<a...@xilinx.com> wrote:
>p...@spamnuke.ludd.luthdelete.se.invalid wrote:
>> In comp.arch.fpga pinku <p...@gmail.com> wrote:
>> 
>>>Hello,
>>>I need to snooping the ethernet data so that corresponding data is send
>>>to corresponding link. I mean one input and two output link (Ethernet).
>>>So only way to implement is to buffer the whole ethernet packet and
>>>look for the VLAN address and send it to the corresponding path?Is
>>>there any other way ? This all need to be implemented in FPGA.
>> 
>> 100 Mbps _hubs_ comes to mind. They will output the same data to all ports..

>I think he wants to say VLAN router

Well that's one thing hubs won't do :)

3xPHY + FPGA should be able to fix this. Otoh, maybe a pc can handle it.

Re: Ethernet Snooping in the FPGA - Mike Treseler - 2006-06-01 14:46:00

p...@spamnuke.ludd.luthdelete.se.invalid
wrote:

> 3xPHY + FPGA should be able to fix this. Otoh, maybe a pc can handle it.

Maybe. See:

http://www.ethereal.com/


      -- Mike Treseler