Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | dcm clkin_divide_by_2

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

dcm clkin_divide_by_2 - Matt Blanton - 2006-06-27 10:11:00

When using the dcm clkin_divide_by_2 attribute on
a V2P DCM, if the clk0
output is fed into the clkfb input, will clk0 be in phase with clkin?

Matt



Re: dcm clkin_divide_by_2 - Austin Lesea - 2006-06-27 10:42:00

Matt,

Every other cycle of the input clock (it gets divided by two).

Austin

Matt Blanton wrote:
> When using the dcm clkin_divide_by_2 attribute on a V2P DCM, if the clk0
> output is fed into the clkfb input, will clk0 be in phase with clkin?
> 
> Matt