Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | rocketIO simulation

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

rocketIO simulation - colin - 2006-06-30 06:49:00

Does anyone have a feel for at what point
rocketIO simulation becomes
necessary.

I have an FPGA right next to my PCIExpress card fingers so I have not
simulated (I don't have the tools). But I now ideally need to move the
FPGA about three inches away and I'm starting to wonder.

The board is not busy at all so the routing is direct.

Any thoughts?

Colin




Re: rocketIO simulation - MM - 2006-06-30 10:23:00

I assume you mean signal integrity simulation. In
my opinion if you design
your tracks for proper impedance it will work just fine. We have done
simulations for quite a bit longer connections, albeit it was for Aurora
protocol, and they proved to be very robust (in simulation) at the speeds
comparable to baseline PCIExpress. If you want to hear from professional SI
folks ask this question at the SI mailing list:
http://www.si-list.org/

/Mikhail


"colin" <c...@yahoo.com> wrote in message
news:1...@m73g2000cwd.googlegroups.com...
> Does anyone have a feel for at what point rocketIO simulation becomes
> necessary.
>
> I have an FPGA right next to my PCIExpress card fingers so I have not
> simulated (I don't have the tools). But I now ideally need to move the
> FPGA about three inches away and I'm starting to wonder.
>
> The board is not busy at all so the routing is direct.
>
> Any thoughts?
>
> Colin
>


______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.