Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Changing SerDes speed on the V4FX RocketIO


There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Changing SerDes speed on the V4FX RocketIO - Josh Rosen - 2006-08-06 21:19:00

Has anyone been able to dynamically change the
SerDes speed on the V4FX
RocketIO. I've been able to get the RocketIO to operate correctly at both
SDR rates (2.5GHz) and DDR (5GHz) rates using static parameters but when I
try to change the speed dynamically the RocketIO enter a state where they
never lock up at any speed. The only way to get them to operate again is
to reload the bit stream. 

In simulation everything works. I diffed the wrappers generated by Coregen
1.1 for the SDR and DDR rates to determine which parameters to change. I
used a simulator to determine the values for each of the relevant
parameter registers in the MGTAs and MGTBs. Writing the registers in
simulation works fine but in real hardware it doesn't work at all.

Has anyone succeeded in getting this to work? Are there any steps that I'm
missing?


______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.