Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | "PIPELINE MODEL" constant in EDK 6.1

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

"PIPELINE MODEL" constant in EDK 6.1 - arkaitz - 2003-12-05 13:12:00

Hi all,

Has someone tried to attach an user logic core to the OPB bus of
MicroBlaze
using EDK 6.1?

In this new version of EDK there is a new constant called PIPELINE
MODEL that you can find in the user core reference design.

Here you are the options that it gives you:

--USER-- change PIPELINE_MODEL constant below to desired pipeline
model for
--       user logic:
--          1 = include OPB-In pipeline registers
--          2 = include IP pipeline registers
--          3 = include OPB-In and IP pipeline registers
--          4 = include OPB-Out pipeline registers
--          5 = include OPB-In and OPB-Out pipeline registers
--          6 = include IP and OPB-Out pipeline registers
--          7 = include OPB-In, IP, and OPB-Out pipeline registers


Does anybody know where can I find some information related to this?

Thanks in advance, 

Arkaitz.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.