Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | OpenRISC + DDR
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
OpenRISC + DDR - karrelsj - 2006-08-21 14:23:00
Has anyone hooked in a DDR controller into OpenRISC? Anyone have any comments or suggestions for this task? I have OpenRISC in a running state with onchip RAM on a XUPV2P board, and now am just getting into integrating in an external DDR RAM controller. Thanks______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
