Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Number of Modules in a Verilog File
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
Number of Modules in a Verilog File - Jiten - 2006-08-31 02:32:00
Hi, Is there any method to increase number of verilog modules/instances in a single verilog file, While sythesizing with Xilinx Project navigator? If there are more than about 50 modules in a single verilog file it is not taken by project navigator, and it shows a '?' ahead of these modules. Like the modules are missing but actually they are not. If any one have some solution, please put forward. Thanks n regards, Jiten
