Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Cyclone PLL

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

Cyclone PLL - KKay - 2006-10-11 23:54:00

Hi all, I'm new in this field. Please guide me
how can I proceed to
implement the cyclone altpll megafunction in my own design. I compiled
individually PLL and my own design but could not able to link-up both.
Please help me.



Re: Cyclone PLL - Mark McDougall - 2006-10-12 00:31:00

KKay wrote:

> Hi all, I'm new in this field. Please guide me how can I proceed to
> implement the cyclone altpll megafunction in my own design. I compiled
> individually PLL and my own design but could not able to link-up both.
> Please help me.

Use the wizard to generate a wrapper, then either include the wrapper in
your project, or if you prefer cut-and-paste the code into your own file
as required.

Regards,

-- 
Mark McDougall, Engineer
Virtual Logic Pty Ltd, <http://www.vl.com.au>;
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.