Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | MicroBlaze & top module?
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
MicroBlaze & top module? - 2006-11-24 08:06:00
Hello, I have defined some signals which I plan to change dinamicaly with MicroBlaze as submodule. Signals are organized as arrays and I will use one index and one data port to access them (like PicoBlaze IO ports). What is the best way of interfacing these signals between the MicroBlaze and the top level?
